blob: 26ba9deff8a5366d18a6f986d4704755475fbe54 [file] [log] [blame]
Simon Glass2cffe662015-08-30 16:55:38 -06001if ARCH_ROCKCHIP
2
Heiko Stuebnerfc367852019-07-16 22:18:21 +02003config ROCKCHIP_PX30
4 bool "Support Rockchip PX30"
5 select ARM64
6 select SUPPORT_SPL
7 select SUPPORT_TPL
8 select SPL
9 select TPL
10 select TPL_TINY_FRAMEWORK if TPL
Heiko Stuebnerfc367852019-07-16 22:18:21 +020011 select TPL_NEEDS_SEPARATE_STACK if TPL
12 imply SPL_SEPARATE_BSS
Simon Glassf4d60392021-08-08 12:20:12 -060013 select SPL_SERIAL
14 select TPL_SERIAL
Heiko Stuebnerfc367852019-07-16 22:18:21 +020015 select DEBUG_UART_BOARD_INIT
16 imply ROCKCHIP_COMMON_BOARD
17 imply SPL_ROCKCHIP_COMMON_BOARD
18 help
19 The Rockchip PX30 is a ARM-based SoC with a quad-core Cortex-A35
20 including NEON and GPU, Mali-400 graphics, several DDR3 options
21 and video codec support. Peripherals include Gigabit Ethernet,
22 USB2 host and OTG, SDIO, I2S, UART, SPI, I2C and PWMs.
23
Heiko Stübner5c91e2b2016-07-16 00:17:15 +020024config ROCKCHIP_RK3036
25 bool "Support Rockchip RK3036"
Lokesh Vutla81b1a672018-04-26 18:21:26 +053026 select CPU_V7A
Kever Yang0d3d7832016-07-19 21:16:59 +080027 select SUPPORT_SPL
28 select SPL
Eddie Caia79b78f2018-01-17 09:51:41 +080029 imply USB_FUNCTION_ROCKUSB
30 imply CMD_ROCKUSB
Kever Yang427cb672019-07-22 20:02:04 +080031 imply ROCKCHIP_COMMON_BOARD
Heiko Stübner5c91e2b2016-07-16 00:17:15 +020032 help
33 The Rockchip RK3036 is a ARM-based SoC with a dual-core Cortex-A7
34 including NEON and GPU, Mali-400 graphics, several DDR3 options
35 and video codec support. Peripherals include Gigabit Ethernet,
36 USB2 host and OTG, SDIO, I2S, UART, SPI, I2C and PWMs.
37
Johan Jonkera289fc72022-04-16 17:09:47 +020038config ROCKCHIP_RK3066
39 bool "Support Rockchip RK3066"
40 select CPU_V7A
41 select SPL_BOARD_INIT if SPL
42 select SUPPORT_SPL
43 select SUPPORT_TPL
44 select SPL
45 select TPL
46 select TPL_ROCKCHIP_BACK_TO_BROM
47 select TPL_ROCKCHIP_EARLYRETURN_TO_BROM
48 imply ROCKCHIP_COMMON_BOARD
49 imply SPL_ROCKCHIP_COMMON_BOARD
50 imply SPL_SERIAL
51 imply TPL_ROCKCHIP_COMMON_BOARD
52 imply TPL_SERIAL
53 help
54 The Rockchip RK3066 is a ARM-based SoC with a dual-core Cortex-A9
55 including NEON and GPU, 512KB L2 cache, Mali-400 graphics, two
56 video interfaces, several memory options and video codec support.
57 Peripherals include Fast Ethernet, USB2 host and OTG, SDIO, I2S,
58 UART, SPI, I2C and PWMs.
59
Kever Yangaa827752017-11-28 16:04:16 +080060config ROCKCHIP_RK3128
61 bool "Support Rockchip RK3128"
Lokesh Vutla81b1a672018-04-26 18:21:26 +053062 select CPU_V7A
Kever Yang96362722019-07-22 20:02:05 +080063 imply ROCKCHIP_COMMON_BOARD
Kever Yangaa827752017-11-28 16:04:16 +080064 help
65 The Rockchip RK3128 is a ARM-based SoC with a quad-core Cortex-A7
66 including NEON and GPU, Mali-400 graphics, several DDR3 options
67 and video codec support. Peripherals include Gigabit Ethernet,
68 USB2 host and OTG, SDIO, I2S, UART, SPI, I2C and PWMs.
69
Heiko Stübneref6db5e2017-02-18 19:46:36 +010070config ROCKCHIP_RK3188
71 bool "Support Rockchip RK3188"
Lokesh Vutla81b1a672018-04-26 18:21:26 +053072 select CPU_V7A
Ley Foon Tan48fcc4a2017-05-03 17:13:32 +080073 select SPL_BOARD_INIT if SPL
Heiko Stübneref6db5e2017-02-18 19:46:36 +010074 select SUPPORT_SPL
Heiko Stübneref6db5e2017-02-18 19:46:36 +010075 select SPL
Philipp Tomsich5aa3f9d2017-10-10 16:21:17 +020076 select SPL_CLK
Philipp Tomsich5aa3f9d2017-10-10 16:21:17 +020077 select SPL_REGMAP
78 select SPL_SYSCON
79 select SPL_RAM
Simon Glass284cb9c2021-07-10 21:14:31 -060080 select SPL_DRIVERS_MISC
Philipp Tomsich16c689c2017-10-10 16:21:15 +020081 select SPL_ROCKCHIP_EARLYRETURN_TO_BROM
Kever Yangbd8532e2019-07-22 19:59:15 +080082 select SPL_ROCKCHIP_BACK_TO_BROM
Heiko Stübner015f69a2017-04-06 00:19:36 +020083 select BOARD_LATE_INIT
Kever Yangbfd3f872019-07-22 20:02:09 +080084 imply ROCKCHIP_COMMON_BOARD
Kever Yang3bd90402019-07-22 19:59:18 +080085 imply SPL_ROCKCHIP_COMMON_BOARD
Heiko Stübneref6db5e2017-02-18 19:46:36 +010086 help
87 The Rockchip RK3188 is a ARM-based SoC with a quad-core Cortex-A9
88 including NEON and GPU, 512KB L2 cache, Mali-400 graphics, two
89 video interfaces, several memory options and video codec support.
90 Peripherals include Fast Ethernet, USB2 host and OTG, SDIO, I2S,
91 UART, SPI, I2C and PWMs.
92
Kever Yang57d4dbf2017-06-23 17:17:52 +080093config ROCKCHIP_RK322X
94 bool "Support Rockchip RK3228/RK3229"
Lokesh Vutla81b1a672018-04-26 18:21:26 +053095 select CPU_V7A
Kever Yang57d4dbf2017-06-23 17:17:52 +080096 select SUPPORT_SPL
Kever Yangaff40c62019-04-02 20:41:24 +080097 select SUPPORT_TPL
Kever Yang57d4dbf2017-06-23 17:17:52 +080098 select SPL
Kever Yangaff40c62019-04-02 20:41:24 +080099 select SPL_DM
100 select SPL_OF_LIBFDT
101 select TPL
102 select TPL_DM
103 select TPL_OF_LIBFDT
Kever Yangaff40c62019-04-02 20:41:24 +0800104 select TPL_NEEDS_SEPARATE_STACK if TPL
Simon Glass284cb9c2021-07-10 21:14:31 -0600105 select SPL_DRIVERS_MISC
Kever Yang0b517732019-07-22 20:02:07 +0800106 imply ROCKCHIP_COMMON_BOARD
Simon Glassf4d60392021-08-08 12:20:12 -0600107 imply SPL_SERIAL
Kever Yangd877fd22019-07-22 19:59:20 +0800108 imply SPL_ROCKCHIP_COMMON_BOARD
Simon Glassf4d60392021-08-08 12:20:12 -0600109 imply TPL_SERIAL
Kever Yang466f3fd2019-07-09 22:05:56 +0800110 imply TPL_ROCKCHIP_COMMON_BOARD
Kever Yangaff40c62019-04-02 20:41:24 +0800111 select TPL_LIBCOMMON_SUPPORT
112 select TPL_LIBGENERIC_SUPPORT
Kever Yang57d4dbf2017-06-23 17:17:52 +0800113 help
114 The Rockchip RK3229 is a ARM-based SoC with a dual-core Cortex-A7
115 including NEON and GPU, Mali-400 graphics, several DDR3 options
116 and video codec support. Peripherals include Gigabit Ethernet,
117 USB2 host and OTG, SDIO, I2S, UART, SPI, I2C and PWMs.
118
Simon Glass2cffe662015-08-30 16:55:38 -0600119config ROCKCHIP_RK3288
120 bool "Support Rockchip RK3288"
Lokesh Vutla81b1a672018-04-26 18:21:26 +0530121 select CPU_V7A
Jagan Tekif461f452020-07-21 12:16:38 +0530122 select OF_BOARD_SETUP
Tom Rinie1e85442021-08-27 21:18:30 -0400123 select SKIP_LOWLEVEL_INIT_ONLY
Kever Yang0d3d7832016-07-19 21:16:59 +0800124 select SUPPORT_SPL
125 select SPL
Kever Yangf7c0a332019-07-02 11:43:05 +0800126 select SUPPORT_TPL
Jagan Teki7b7cc952020-01-23 19:42:19 +0530127 imply PRE_CONSOLE_BUFFER
Kever Yangba875012019-07-22 20:02:15 +0800128 imply ROCKCHIP_COMMON_BOARD
Kever Yangaa67deb2019-07-22 19:59:27 +0800129 imply SPL_ROCKCHIP_COMMON_BOARD
Kever Yangf7c0a332019-07-02 11:43:05 +0800130 imply TPL_CLK
131 imply TPL_DM
Simon Glass284cb9c2021-07-10 21:14:31 -0600132 imply TPL_DRIVERS_MISC
Kever Yangf7c0a332019-07-02 11:43:05 +0800133 imply TPL_LIBCOMMON_SUPPORT
134 imply TPL_LIBGENERIC_SUPPORT
Kever Yangb36e7092019-07-02 11:43:06 +0800135 imply TPL_NEEDS_SEPARATE_STACK
Kever Yangf7c0a332019-07-02 11:43:05 +0800136 imply TPL_OF_CONTROL
137 imply TPL_OF_PLATDATA
138 imply TPL_RAM
139 imply TPL_REGMAP
Kever Yange32f38e2019-07-09 22:05:57 +0800140 imply TPL_ROCKCHIP_COMMON_BOARD
Simon Glassf4d60392021-08-08 12:20:12 -0600141 imply TPL_SERIAL
Kever Yangf7c0a332019-07-02 11:43:05 +0800142 imply TPL_SYSCON
Eddie Caib3501fe2017-12-15 08:17:13 +0800143 imply USB_FUNCTION_ROCKUSB
144 imply CMD_ROCKUSB
Simon Glass2cffe662015-08-30 16:55:38 -0600145 help
146 The Rockchip RK3288 is a ARM-based SoC with a quad-core Cortex-A17
147 including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
148 video interfaces supporting HDMI and eDP, several DDR3 options
149 and video codec support. Peripherals include Gigabit Ethernet,
Andreas Färber531e8e02016-11-02 18:03:01 +0100150 USB2 host and OTG, SDIO, I2S, UARTs, SPI, I2C and PWMs.
Simon Glass2cffe662015-08-30 16:55:38 -0600151
Andy Yanb5e16302019-11-14 11:21:12 +0800152config ROCKCHIP_RK3308
153 bool "Support Rockchip RK3308"
154 select ARM64
155 select DEBUG_UART_BOARD_INIT
156 select SUPPORT_SPL
157 select SUPPORT_TPL
158 select SPL
159 select SPL_ATF
160 select SPL_ATF_NO_PLATFORM_PARAM
161 select SPL_LOAD_FIT
162 imply ROCKCHIP_COMMON_BOARD
163 imply SPL_ROCKCHIP_COMMON_BOARD
164 imply SPL_CLK
165 imply SPL_REGMAP
166 imply SPL_SYSCON
167 imply SPL_RAM
Simon Glassf4d60392021-08-08 12:20:12 -0600168 imply SPL_SERIAL
169 imply TPL_SERIAL
Andy Yanb5e16302019-11-14 11:21:12 +0800170 imply SPL_SEPARATE_BSS
171 help
172 The Rockchip RK3308 is a ARM-based Soc which embedded with quad
173 Cortex-A35 and highly integrated audio interfaces.
174
Kever Yangec02b3c2017-02-23 15:37:51 +0800175config ROCKCHIP_RK3328
176 bool "Support Rockchip RK3328"
177 select ARM64
Kever Yang07be6692019-06-09 00:27:15 +0300178 select SUPPORT_SPL
179 select SPL
Kever Yang69871852019-08-02 10:40:01 +0300180 select SUPPORT_TPL
181 select TPL
Kever Yang69871852019-08-02 10:40:01 +0300182 select TPL_NEEDS_SEPARATE_STACK if TPL
Kever Yang205e2cc2019-07-22 20:02:16 +0800183 imply ROCKCHIP_COMMON_BOARD
YouMin Chenb9f7df32019-11-15 11:04:44 +0800184 imply ROCKCHIP_SDRAM_COMMON
Kever Yangbb4c3252019-07-22 19:59:32 +0800185 imply SPL_ROCKCHIP_COMMON_BOARD
Simon Glassf4d60392021-08-08 12:20:12 -0600186 imply SPL_SERIAL
187 imply TPL_SERIAL
Kever Yang07be6692019-06-09 00:27:15 +0300188 imply SPL_SEPARATE_BSS
189 select ENABLE_ARM_SOC_BOOT0_HOOK
190 select DEBUG_UART_BOARD_INIT
191 select SYS_NS16550
Kever Yangec02b3c2017-02-23 15:37:51 +0800192 help
193 The Rockchip RK3328 is a ARM-based SoC with a quad-core Cortex-A53.
194 including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
195 video interfaces supporting HDMI and eDP, several DDR3 options
196 and video codec support. Peripherals include Gigabit Ethernet,
197 USB2 host and OTG, SDIO, I2S, UARTs, SPI, I2C and PWMs.
198
Andreas Färber9e3ad682017-05-15 17:51:18 +0800199config ROCKCHIP_RK3368
200 bool "Support Rockchip RK3368"
201 select ARM64
Philipp Tomsich84af43e2017-06-11 23:46:25 +0200202 select SUPPORT_SPL
203 select SUPPORT_TPL
Philipp Tomsich01b219e2017-07-28 20:03:07 +0200204 select TPL_NEEDS_SEPARATE_STACK if TPL
Kever Yang35b401e2019-07-22 20:02:17 +0800205 imply ROCKCHIP_COMMON_BOARD
Kever Yang8bf7ed42019-07-22 19:59:34 +0800206 imply SPL_ROCKCHIP_COMMON_BOARD
Philipp Tomsich84af43e2017-06-11 23:46:25 +0200207 imply SPL_SEPARATE_BSS
Simon Glassf4d60392021-08-08 12:20:12 -0600208 imply SPL_SERIAL
209 imply TPL_SERIAL
Kever Yang48831b22019-07-09 22:05:58 +0800210 imply TPL_ROCKCHIP_COMMON_BOARD
Andreas Färber9e3ad682017-05-15 17:51:18 +0800211 help
Philipp Tomsich9f3deaf2017-06-10 00:47:53 +0200212 The Rockchip RK3368 is a ARM-based SoC with a octa-core (organised
213 into a big and little cluster with 4 cores each) Cortex-A53 including
214 AdvSIMD, 512KB L2 cache (for the big cluster) and 256 KB L2 cache
215 (for the little cluster), PowerVR G6110 based graphics, one video
216 output processor supporting LVDS/HDMI/eDP, several DDR3 options and
217 video codec support.
218
219 On-chip peripherals include Gigabit Ethernet, USB2 host and OTG, SDIO,
220 I2S, UARTs, SPI, I2C and PWMs.
Andreas Färber9e3ad682017-05-15 17:51:18 +0800221
Kever Yang0d3d7832016-07-19 21:16:59 +0800222config ROCKCHIP_RK3399
223 bool "Support Rockchip RK3399"
224 select ARM64
Kever Yang16efdfd2017-02-22 16:56:38 +0800225 select SUPPORT_SPL
Kever Yangfca798d2018-11-09 11:18:15 +0800226 select SUPPORT_TPL
Kever Yang16efdfd2017-02-22 16:56:38 +0800227 select SPL
Jagan Tekicd433892019-05-08 11:11:43 +0530228 select SPL_ATF
Jagan Tekice063b92019-06-21 00:25:03 +0530229 select SPL_BOARD_INIT if SPL
Jagan Tekicd433892019-05-08 11:11:43 +0530230 select SPL_LOAD_FIT
231 select SPL_CLK if SPL
232 select SPL_PINCTRL if SPL
233 select SPL_RAM if SPL
234 select SPL_REGMAP if SPL
235 select SPL_SYSCON if SPL
Kever Yangfca798d2018-11-09 11:18:15 +0800236 select TPL_NEEDS_SEPARATE_STACK if TPL
Kever Yang16efdfd2017-02-22 16:56:38 +0800237 select SPL_SEPARATE_BSS
Simon Glassf4d60392021-08-08 12:20:12 -0600238 select SPL_SERIAL
Simon Glass284cb9c2021-07-10 21:14:31 -0600239 select SPL_DRIVERS_MISC
Jagan Tekicd433892019-05-08 11:11:43 +0530240 select CLK
241 select FIT
242 select PINCTRL
243 select RAM
244 select REGMAP
245 select SYSCON
246 select DM_PMIC
247 select DM_REGULATOR_FIXED
Andy Yan70378cb2017-10-11 15:00:16 +0800248 select BOARD_LATE_INIT
Sughosh Ganuc1b8e8b2022-11-10 14:49:15 +0530249 imply PARTITION_TYPE_GUID
Jagan Teki9249d5c2020-04-02 17:11:23 +0530250 imply PRE_CONSOLE_BUFFER
Kever Yang9554a4e2019-07-22 20:02:19 +0800251 imply ROCKCHIP_COMMON_BOARD
YouMin Chen23ae72e2019-11-15 11:04:45 +0800252 imply ROCKCHIP_SDRAM_COMMON
Hugh Cole-Bakerbf0fe0f2020-06-16 00:30:47 +0100253 imply SPL_ATF_NO_PLATFORM_PARAM if SPL_ATF
Kever Yangff9afe42019-07-22 19:59:42 +0800254 imply SPL_ROCKCHIP_COMMON_BOARD
Simon Glassf4d60392021-08-08 12:20:12 -0600255 imply TPL_SERIAL
Kever Yangfca798d2018-11-09 11:18:15 +0800256 imply TPL_LIBCOMMON_SUPPORT
257 imply TPL_LIBGENERIC_SUPPORT
258 imply TPL_SYS_MALLOC_SIMPLE
Simon Glass284cb9c2021-07-10 21:14:31 -0600259 imply TPL_DRIVERS_MISC
Kever Yangfca798d2018-11-09 11:18:15 +0800260 imply TPL_OF_CONTROL
261 imply TPL_DM
262 imply TPL_REGMAP
263 imply TPL_SYSCON
264 imply TPL_RAM
265 imply TPL_CLK
266 imply TPL_TINY_MEMSET
Kever Yang3cfbb942019-07-09 22:06:01 +0800267 imply TPL_ROCKCHIP_COMMON_BOARD
Jagan Tekie7043012020-01-09 14:22:19 +0530268 imply SYS_BOOTCOUNT_SINGLEWORD if BOOTCOUNT_LIMIT
269 imply CMD_BOOTCOUNT if BOOTCOUNT_LIMIT
Kever Yang0d3d7832016-07-19 21:16:59 +0800270 help
271 The Rockchip RK3399 is a ARM-based SoC with a dual-core Cortex-A72
272 and quad-core Cortex-A53.
273 including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
274 video interfaces supporting HDMI and eDP, several DDR3 options
275 and video codec support. Peripherals include Gigabit Ethernet,
276 USB2 host and OTG, SDIO, I2S, UARTs, SPI, I2C and PWMs.
277
Joseph Chen72cd8792021-06-02 15:58:25 +0800278config ROCKCHIP_RK3568
279 bool "Support Rockchip RK3568"
280 select ARM64
Nico Cheng00ceeb02021-10-26 10:42:19 +0800281 select SUPPORT_SPL
282 select SPL
Joseph Chen72cd8792021-06-02 15:58:25 +0800283 select CLK
284 select PINCTRL
285 select RAM
286 select REGMAP
287 select SYSCON
288 select BOARD_LATE_INIT
Manoj Saib34b19c2023-02-17 17:28:44 +0530289 select DM_REGULATOR_FIXED
Jagan Tekice0bbac2023-02-17 17:28:34 +0530290 select DM_RESET
Joseph Chen72cd8792021-06-02 15:58:25 +0800291 imply ROCKCHIP_COMMON_BOARD
292 help
293 The Rockchip RK3568 is a ARM-based SoC with quad-core Cortex-A55,
294 including NEON and GPU, 512K L3 cache, Mali-G52 based graphics,
295 two video interfaces supporting HDMI and eDP, several DDR3 options
296 and video codec support. Peripherals include Gigabit Ethernet,
297 USB2 host and OTG, SDIO, I2S, UARTs, SPI, I2C and PWMs.
298
Jagan Teki8967dea2023-01-30 20:27:45 +0530299config ROCKCHIP_RK3588
300 bool "Support Rockchip RK3588"
301 select ARM64
302 select SUPPORT_SPL
303 select SPL
304 select CLK
305 select PINCTRL
306 select RAM
307 select REGMAP
308 select SYSCON
309 select BOARD_LATE_INIT
310 imply ROCKCHIP_COMMON_BOARD
311 help
312 The Rockchip RK3588 is a ARM-based SoC with quad-core Cortex-A76 and
313 quad-core Cortex-A55 including NEON and GPU, 6TOPS NPU, Mali-G610 MP4,
314 HDMI Out, HDMI In, DP, eDP, MIPI DSI, MIPI CSI2, LPDDR4/4X/5, eMMC5.1,
315 SD3.0/MMC4.5, USB OTG 3.0, Type-C, USB 2.0, PCIe 3.0, SATA 3, Ethernet,
316 SDIO3.0 I2C, UART, SPI, GPIO and PWM.
317
Andy Yan2d982da2017-06-01 18:00:55 +0800318config ROCKCHIP_RV1108
319 bool "Support Rockchip RV1108"
Lokesh Vutla81b1a672018-04-26 18:21:26 +0530320 select CPU_V7A
Kever Yanga2b336e2019-07-22 20:02:21 +0800321 imply ROCKCHIP_COMMON_BOARD
Andy Yan2d982da2017-06-01 18:00:55 +0800322 help
323 The Rockchip RV1108 is a ARM-based SoC with a single-core Cortex-A7
324 and a DSP.
325
Jagan Teki249a2382022-12-14 23:21:05 +0530326config ROCKCHIP_RV1126
327 bool "Support Rockchip RV1126"
328 select CPU_V7A
329 select SKIP_LOWLEVEL_INIT_ONLY
330 select TPL
331 select SUPPORT_TPL
332 select TPL_NEEDS_SEPARATE_STACK
333 select TPL_ROCKCHIP_BACK_TO_BROM
334 select SPL
335 select SUPPORT_SPL
336 select SPL_STACK_R
337 select CLK
338 select FIT
339 select PINCTRL
340 select RAM
341 select ROCKCHIP_SDRAM_COMMON
342 select REGMAP
343 select SYSCON
344 select DM_PMIC
345 select DM_REGULATOR_FIXED
346 select DM_RESET
347 select REGULATOR_RK8XX
348 select PMIC_RK8XX
349 select BOARD_LATE_INIT
350 imply ROCKCHIP_COMMON_BOARD
351 imply TPL_DM
352 imply TPL_LIBCOMMON_SUPPORT
353 imply TPL_LIBGENERIC_SUPPORT
354 imply TPL_OF_CONTROL
355 imply TPL_OF_PLATDATA
356 imply TPL_RAM
357 imply TPL_ROCKCHIP_COMMON_BOARD
358 imply TPL_SERIAL
359 imply SPL_CLK
360 imply SPL_DM
361 imply SPL_DRIVERS_MISC
362 imply SPL_LIBCOMMON_SUPPORT
363 imply SPL_LIBGENERIC_SUPPORT
364 imply SPL_OF_CONTROL
365 imply SPL_RAM
366 imply SPL_REGMAP
367 imply SPL_ROCKCHIP_COMMON_BOARD
368 imply SPL_SERIAL
369 imply SPL_SYSCON
370
Heiko Stuebner9cc8feb2018-10-08 13:01:56 +0200371config ROCKCHIP_USB_UART
372 bool "Route uart output to usb pins"
373 help
374 Rockchip SoCs have the ability to route the signals of the debug
375 uart through the d+ and d- pins of a specific usb phy to enable
376 some form of closed-case debugging. With this option supported
377 SoCs will enable this routing as a debug measure.
378
Philipp Tomsich798370f2017-06-29 11:21:15 +0200379config SPL_ROCKCHIP_BACK_TO_BROM
Xu Ziyuan5401eb82016-07-12 19:09:49 +0800380 bool "SPL returns to bootrom"
381 default y if ROCKCHIP_RK3036
Heiko Stübner355a8802017-02-18 19:46:25 +0100382 select ROCKCHIP_BROM_HELPER
Kever Yangbd8532e2019-07-22 19:59:15 +0800383 select SPL_BOOTROM_SUPPORT
Philipp Tomsich798370f2017-06-29 11:21:15 +0200384 depends on SPL
Xu Ziyuan5401eb82016-07-12 19:09:49 +0800385 help
386 Rockchip SoCs have ability to load SPL & U-Boot binary. If enabled,
387 SPL will return to the boot rom, which will then load the U-Boot
388 binary to keep going on.
389
Philipp Tomsich798370f2017-06-29 11:21:15 +0200390config TPL_ROCKCHIP_BACK_TO_BROM
391 bool "TPL returns to bootrom"
Kever Yangfca798d2018-11-09 11:18:15 +0800392 default y
Philipp Tomsich798370f2017-06-29 11:21:15 +0200393 select ROCKCHIP_BROM_HELPER
Kever Yangbd8532e2019-07-22 19:59:15 +0800394 select TPL_BOOTROM_SUPPORT
Philipp Tomsich798370f2017-06-29 11:21:15 +0200395 depends on TPL
396 help
397 Rockchip SoCs have ability to load SPL & U-Boot binary. If enabled,
398 SPL will return to the boot rom, which will then load the U-Boot
399 binary to keep going on.
400
Kever Yangbb337732019-07-22 20:02:01 +0800401config ROCKCHIP_COMMON_BOARD
402 bool "Rockchip common board file"
403 help
404 Rockchip SoCs have similar boot process, Common board file is mainly
405 in charge of common process of board_init() and board_late_init() for
406 U-Boot proper.
407
Kever Yang1d7cc72a2019-07-22 19:59:12 +0800408config SPL_ROCKCHIP_COMMON_BOARD
409 bool "Rockchip SPL common board file"
410 depends on SPL
411 help
412 Rockchip SoCs have similar boot process, SPL is mainly in charge of
413 load and boot Trust ATF/U-Boot firmware, and DRAM init if there is
414 no TPL for the board.
415
Kever Yang34ead0f2019-07-09 22:05:55 +0800416config TPL_ROCKCHIP_COMMON_BOARD
Thomas Hebbcfbebf82019-12-20 18:05:22 -0800417 bool "Rockchip TPL common board file"
Kever Yang34ead0f2019-07-09 22:05:55 +0800418 depends on TPL
419 help
420 Rockchip SoCs have similar boot process, prefer to use TPL for DRAM
421 init and back to bootrom, and SPL as Trust ATF/U-Boot loader. TPL
422 common board is a basic TPL board init which can be shared for most
Thomas Hebbfd37f242019-11-13 18:18:03 -0800423 of SoCs to avoid copy-paste for different SoCs.
Kever Yang34ead0f2019-07-09 22:05:55 +0800424
Jonas Karlman38ad6c92023-02-25 19:01:34 +0000425config ROCKCHIP_EXTERNAL_TPL
426 bool "Use external TPL binary"
427 default y if ROCKCHIP_RK3568
428 help
429 Some Rockchip SoCs require an external TPL to initialize DRAM.
430 Enable this option and build with ROCKCHIP_TPL=/path/to/ddr.bin to
431 include the external TPL in the image built by binman.
432
Andy Yan70378cb2017-10-11 15:00:16 +0800433config ROCKCHIP_BOOT_MODE_REG
434 hex "Rockchip boot mode flag register address"
Andy Yan70378cb2017-10-11 15:00:16 +0800435 help
Kever Yang9fbe17c2019-03-28 11:01:23 +0800436 The Soc will enter to different boot mode(defined in asm/arch-rockchip/boot_mode.h)
Andy Yan70378cb2017-10-11 15:00:16 +0800437 according to the value from this register.
438
Chris Morgan7c9de742022-05-27 13:18:20 -0500439config ROCKCHIP_RK8XX_DISABLE_BOOT_ON_POWERON
440 bool "Disable device boot on power plug-in"
441 depends on PMIC_RK8XX
442 default n
443 ---help---
444 Say Y here to prevent the device from booting up because of a plug-in
445 event. When set, the device will boot briefly to determine why it was
446 powered on, and if it was determined because of a plug-in event
447 instead of a button press event it will shut back off.
448
Johan Jonkerf6fc8952022-04-09 18:55:02 +0200449config ROCKCHIP_STIMER
450 bool "Rockchip STIMER support"
451 default y
452 help
453 Enable Rockchip STIMER support.
454
455config ROCKCHIP_STIMER_BASE
456 hex
457 depends on ROCKCHIP_STIMER
458
Kever Yange484f772017-04-20 17:03:46 +0800459config ROCKCHIP_SPL_RESERVE_IRAM
460 hex "Size of IRAM reserved in SPL"
Kever Yang60a50072017-12-18 15:13:19 +0800461 default 0
Kever Yange484f772017-04-20 17:03:46 +0800462 help
463 SPL may need reserve memory for firmware loaded by SPL, whose load
464 address is in IRAM and may overlay with SPL text area if not
465 reserved.
466
Heiko Stübner355a8802017-02-18 19:46:25 +0100467config ROCKCHIP_BROM_HELPER
468 bool
469
Philipp Tomsich9f1a4472017-10-10 16:21:10 +0200470config SPL_ROCKCHIP_EARLYRETURN_TO_BROM
471 bool "SPL requires early-return (for RK3188-style BROM) to BROM"
472 depends on SPL && ENABLE_ARM_SOC_BOOT0_HOOK
473 help
474 Some Rockchip BROM variants (e.g. on the RK3188) load the
475 first stage in segments and enter multiple times. E.g. on
476 the RK3188, the first 1KB of the first stage are loaded
477 first and entered; after returning to the BROM, the
478 remainder of the first stage is loaded, but the BROM
479 re-enters at the same address/to the same code as previously.
480
481 This enables support code in the BOOT0 hook for the SPL stage
482 to allow multiple entries.
483
484config TPL_ROCKCHIP_EARLYRETURN_TO_BROM
485 bool "TPL requires early-return (for RK3188-style BROM) to BROM"
486 depends on TPL && ENABLE_ARM_SOC_BOOT0_HOOK
487 help
488 Some Rockchip BROM variants (e.g. on the RK3188) load the
489 first stage in segments and enter multiple times. E.g. on
490 the RK3188, the first 1KB of the first stage are loaded
491 first and entered; after returning to the BROM, the
492 remainder of the first stage is loaded, but the BROM
493 re-enters at the same address/to the same code as previously.
494
495 This enables support code in the BOOT0 hook for the TPL stage
496 to allow multiple entries.
497
Simon Glassb58bfe02021-08-08 12:20:09 -0600498config SPL_MMC
Philipp Tomsich798370f2017-06-29 11:21:15 +0200499 default y if !SPL_ROCKCHIP_BACK_TO_BROM
Sandy Pattersond70f0f32016-08-29 07:31:16 -0400500
Simon Glass88315f72020-07-19 13:55:57 -0600501config ROCKCHIP_SPI_IMAGE
502 bool "Build a SPI image for rockchip"
Simon Glass88315f72020-07-19 13:55:57 -0600503 help
504 Some Rockchip SoCs support booting from SPI flash. Enable this
Quentin Schulz12df9cf2022-09-02 15:10:54 +0200505 option to produce a SPI-flash image containing U-Boot. The image
506 is built by binman. U-Boot sits near the start of the image.
Simon Glass88315f72020-07-19 13:55:57 -0600507
Alper Nebi Yasakcf9159e2022-01-29 18:27:56 +0300508config LNX_KRNL_IMG_TEXT_OFFSET_BASE
Simon Glass72cc5382022-10-20 18:22:39 -0600509 default TEXT_BASE
Alper Nebi Yasakcf9159e2022-01-29 18:27:56 +0300510
Heiko Stuebnerfc367852019-07-16 22:18:21 +0200511source "arch/arm/mach-rockchip/px30/Kconfig"
huang lin1115b642015-11-17 14:20:27 +0800512source "arch/arm/mach-rockchip/rk3036/Kconfig"
Johan Jonkera289fc72022-04-16 17:09:47 +0200513source "arch/arm/mach-rockchip/rk3066/Kconfig"
Kever Yangaa827752017-11-28 16:04:16 +0800514source "arch/arm/mach-rockchip/rk3128/Kconfig"
Heiko Stübneref6db5e2017-02-18 19:46:36 +0100515source "arch/arm/mach-rockchip/rk3188/Kconfig"
Kever Yanga4f460d2017-06-23 17:17:54 +0800516source "arch/arm/mach-rockchip/rk322x/Kconfig"
Heiko Stübner5c91e2b2016-07-16 00:17:15 +0200517source "arch/arm/mach-rockchip/rk3288/Kconfig"
Andy Yanb5e16302019-11-14 11:21:12 +0800518source "arch/arm/mach-rockchip/rk3308/Kconfig"
Kever Yangec02b3c2017-02-23 15:37:51 +0800519source "arch/arm/mach-rockchip/rk3328/Kconfig"
Andreas Färber9e3ad682017-05-15 17:51:18 +0800520source "arch/arm/mach-rockchip/rk3368/Kconfig"
Kever Yang0d3d7832016-07-19 21:16:59 +0800521source "arch/arm/mach-rockchip/rk3399/Kconfig"
Joseph Chen16899892021-06-02 16:13:46 +0800522source "arch/arm/mach-rockchip/rk3568/Kconfig"
Jagan Teki8967dea2023-01-30 20:27:45 +0530523source "arch/arm/mach-rockchip/rk3588/Kconfig"
Andy Yan2d982da2017-06-01 18:00:55 +0800524source "arch/arm/mach-rockchip/rv1108/Kconfig"
Jagan Teki249a2382022-12-14 23:21:05 +0530525source "arch/arm/mach-rockchip/rv1126/Kconfig"
Simon Glass2cffe662015-08-30 16:55:38 -0600526endif