blob: b75c209b6696174205b2024f77c541886cb967f5 [file] [log] [blame]
Simon Glass2cffe662015-08-30 16:55:38 -06001if ARCH_ROCKCHIP
2
Heiko Stübner5c91e2b2016-07-16 00:17:15 +02003config ROCKCHIP_RK3036
4 bool "Support Rockchip RK3036"
Lokesh Vutla81b1a672018-04-26 18:21:26 +05305 select CPU_V7A
Kever Yang0d3d7832016-07-19 21:16:59 +08006 select SUPPORT_SPL
7 select SPL
Eddie Caia79b78f2018-01-17 09:51:41 +08008 imply USB_FUNCTION_ROCKUSB
9 imply CMD_ROCKUSB
Kever Yang427cb672019-07-22 20:02:04 +080010 imply ROCKCHIP_COMMON_BOARD
Heiko Stübner5c91e2b2016-07-16 00:17:15 +020011 help
12 The Rockchip RK3036 is a ARM-based SoC with a dual-core Cortex-A7
13 including NEON and GPU, Mali-400 graphics, several DDR3 options
14 and video codec support. Peripherals include Gigabit Ethernet,
15 USB2 host and OTG, SDIO, I2S, UART, SPI, I2C and PWMs.
16
Kever Yangaa827752017-11-28 16:04:16 +080017config ROCKCHIP_RK3128
18 bool "Support Rockchip RK3128"
Lokesh Vutla81b1a672018-04-26 18:21:26 +053019 select CPU_V7A
Kever Yang96362722019-07-22 20:02:05 +080020 imply ROCKCHIP_COMMON_BOARD
Kever Yangaa827752017-11-28 16:04:16 +080021 help
22 The Rockchip RK3128 is a ARM-based SoC with a quad-core Cortex-A7
23 including NEON and GPU, Mali-400 graphics, several DDR3 options
24 and video codec support. Peripherals include Gigabit Ethernet,
25 USB2 host and OTG, SDIO, I2S, UART, SPI, I2C and PWMs.
26
Heiko Stübneref6db5e2017-02-18 19:46:36 +010027config ROCKCHIP_RK3188
28 bool "Support Rockchip RK3188"
Lokesh Vutla81b1a672018-04-26 18:21:26 +053029 select CPU_V7A
Ley Foon Tan48fcc4a2017-05-03 17:13:32 +080030 select SPL_BOARD_INIT if SPL
Heiko Stübneref6db5e2017-02-18 19:46:36 +010031 select SUPPORT_SPL
Heiko Stübneref6db5e2017-02-18 19:46:36 +010032 select SPL
Philipp Tomsich5aa3f9d2017-10-10 16:21:17 +020033 select SPL_CLK
Philipp Tomsich5aa3f9d2017-10-10 16:21:17 +020034 select SPL_REGMAP
35 select SPL_SYSCON
36 select SPL_RAM
37 select SPL_DRIVERS_MISC_SUPPORT
Philipp Tomsich16c689c2017-10-10 16:21:15 +020038 select SPL_ROCKCHIP_EARLYRETURN_TO_BROM
Kever Yangbd8532e2019-07-22 19:59:15 +080039 select SPL_ROCKCHIP_BACK_TO_BROM
Heiko Stübner015f69a2017-04-06 00:19:36 +020040 select BOARD_LATE_INIT
Kever Yangbfd3f872019-07-22 20:02:09 +080041 imply ROCKCHIP_COMMON_BOARD
Kever Yang3bd90402019-07-22 19:59:18 +080042 imply SPL_ROCKCHIP_COMMON_BOARD
Heiko Stübneref6db5e2017-02-18 19:46:36 +010043 help
44 The Rockchip RK3188 is a ARM-based SoC with a quad-core Cortex-A9
45 including NEON and GPU, 512KB L2 cache, Mali-400 graphics, two
46 video interfaces, several memory options and video codec support.
47 Peripherals include Fast Ethernet, USB2 host and OTG, SDIO, I2S,
48 UART, SPI, I2C and PWMs.
49
Kever Yang57d4dbf2017-06-23 17:17:52 +080050config ROCKCHIP_RK322X
51 bool "Support Rockchip RK3228/RK3229"
Lokesh Vutla81b1a672018-04-26 18:21:26 +053052 select CPU_V7A
Kever Yang57d4dbf2017-06-23 17:17:52 +080053 select SUPPORT_SPL
Kever Yangaff40c62019-04-02 20:41:24 +080054 select SUPPORT_TPL
Kever Yang57d4dbf2017-06-23 17:17:52 +080055 select SPL
Kever Yangaff40c62019-04-02 20:41:24 +080056 select SPL_DM
57 select SPL_OF_LIBFDT
58 select TPL
59 select TPL_DM
60 select TPL_OF_LIBFDT
61 select TPL_NEEDS_SEPARATE_TEXT_BASE if SPL
62 select TPL_NEEDS_SEPARATE_STACK if TPL
63 select SPL_DRIVERS_MISC_SUPPORT
Kever Yang0b517732019-07-22 20:02:07 +080064 imply ROCKCHIP_COMMON_BOARD
Kever Yangaff40c62019-04-02 20:41:24 +080065 imply SPL_SERIAL_SUPPORT
Kever Yangd877fd22019-07-22 19:59:20 +080066 imply SPL_ROCKCHIP_COMMON_BOARD
Kever Yangaff40c62019-04-02 20:41:24 +080067 imply TPL_SERIAL_SUPPORT
Kever Yang466f3fd2019-07-09 22:05:56 +080068 imply TPL_ROCKCHIP_COMMON_BOARD
Kever Yangaff40c62019-04-02 20:41:24 +080069 select TPL_LIBCOMMON_SUPPORT
70 select TPL_LIBGENERIC_SUPPORT
Kever Yang57d4dbf2017-06-23 17:17:52 +080071 help
72 The Rockchip RK3229 is a ARM-based SoC with a dual-core Cortex-A7
73 including NEON and GPU, Mali-400 graphics, several DDR3 options
74 and video codec support. Peripherals include Gigabit Ethernet,
75 USB2 host and OTG, SDIO, I2S, UART, SPI, I2C and PWMs.
76
Simon Glass2cffe662015-08-30 16:55:38 -060077config ROCKCHIP_RK3288
78 bool "Support Rockchip RK3288"
Lokesh Vutla81b1a672018-04-26 18:21:26 +053079 select CPU_V7A
Kever Yang0d3d7832016-07-19 21:16:59 +080080 select SUPPORT_SPL
81 select SPL
Kever Yangf7c0a332019-07-02 11:43:05 +080082 select SUPPORT_TPL
Kever Yangba875012019-07-22 20:02:15 +080083 imply ROCKCHIP_COMMON_BOARD
Kever Yangaa67deb2019-07-22 19:59:27 +080084 imply SPL_ROCKCHIP_COMMON_BOARD
Kever Yangf7c0a332019-07-02 11:43:05 +080085 imply TPL_CLK
86 imply TPL_DM
87 imply TPL_DRIVERS_MISC_SUPPORT
88 imply TPL_LIBCOMMON_SUPPORT
89 imply TPL_LIBGENERIC_SUPPORT
90 imply TPL_NEEDS_SEPARATE_TEXT_BASE
Kever Yangb36e7092019-07-02 11:43:06 +080091 imply TPL_NEEDS_SEPARATE_STACK
Kever Yangf7c0a332019-07-02 11:43:05 +080092 imply TPL_OF_CONTROL
93 imply TPL_OF_PLATDATA
94 imply TPL_RAM
95 imply TPL_REGMAP
Kever Yange32f38e2019-07-09 22:05:57 +080096 imply TPL_ROCKCHIP_COMMON_BOARD
Kever Yangf7c0a332019-07-02 11:43:05 +080097 imply TPL_SERIAL_SUPPORT
98 imply TPL_SYSCON
Eddie Caib3501fe2017-12-15 08:17:13 +080099 imply USB_FUNCTION_ROCKUSB
100 imply CMD_ROCKUSB
Simon Glass2cffe662015-08-30 16:55:38 -0600101 help
102 The Rockchip RK3288 is a ARM-based SoC with a quad-core Cortex-A17
103 including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
104 video interfaces supporting HDMI and eDP, several DDR3 options
105 and video codec support. Peripherals include Gigabit Ethernet,
Andreas Färber531e8e02016-11-02 18:03:01 +0100106 USB2 host and OTG, SDIO, I2S, UARTs, SPI, I2C and PWMs.
Simon Glass2cffe662015-08-30 16:55:38 -0600107
Kever Yangec02b3c2017-02-23 15:37:51 +0800108config ROCKCHIP_RK3328
109 bool "Support Rockchip RK3328"
110 select ARM64
Kever Yang07be6692019-06-09 00:27:15 +0300111 select SUPPORT_SPL
112 select SPL
Kever Yangbb4c3252019-07-22 19:59:32 +0800113 imply SPL_ROCKCHIP_COMMON_BOARD
Kever Yang07be6692019-06-09 00:27:15 +0300114 imply SPL_SERIAL_SUPPORT
115 imply SPL_SEPARATE_BSS
116 select ENABLE_ARM_SOC_BOOT0_HOOK
117 select DEBUG_UART_BOARD_INIT
118 select SYS_NS16550
Kever Yangec02b3c2017-02-23 15:37:51 +0800119 help
120 The Rockchip RK3328 is a ARM-based SoC with a quad-core Cortex-A53.
121 including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
122 video interfaces supporting HDMI and eDP, several DDR3 options
123 and video codec support. Peripherals include Gigabit Ethernet,
124 USB2 host and OTG, SDIO, I2S, UARTs, SPI, I2C and PWMs.
125
Andreas Färber9e3ad682017-05-15 17:51:18 +0800126config ROCKCHIP_RK3368
127 bool "Support Rockchip RK3368"
128 select ARM64
Philipp Tomsich84af43e2017-06-11 23:46:25 +0200129 select SUPPORT_SPL
130 select SUPPORT_TPL
Philipp Tomsich01b219e2017-07-28 20:03:07 +0200131 select TPL_NEEDS_SEPARATE_TEXT_BASE if SPL
132 select TPL_NEEDS_SEPARATE_STACK if TPL
Kever Yang8bf7ed42019-07-22 19:59:34 +0800133 imply SPL_ROCKCHIP_COMMON_BOARD
Philipp Tomsich84af43e2017-06-11 23:46:25 +0200134 imply SPL_SEPARATE_BSS
135 imply SPL_SERIAL_SUPPORT
136 imply TPL_SERIAL_SUPPORT
Kever Yang48831b22019-07-09 22:05:58 +0800137 imply TPL_ROCKCHIP_COMMON_BOARD
Andreas Färber9e3ad682017-05-15 17:51:18 +0800138 help
Philipp Tomsich9f3deaf2017-06-10 00:47:53 +0200139 The Rockchip RK3368 is a ARM-based SoC with a octa-core (organised
140 into a big and little cluster with 4 cores each) Cortex-A53 including
141 AdvSIMD, 512KB L2 cache (for the big cluster) and 256 KB L2 cache
142 (for the little cluster), PowerVR G6110 based graphics, one video
143 output processor supporting LVDS/HDMI/eDP, several DDR3 options and
144 video codec support.
145
146 On-chip peripherals include Gigabit Ethernet, USB2 host and OTG, SDIO,
147 I2S, UARTs, SPI, I2C and PWMs.
Andreas Färber9e3ad682017-05-15 17:51:18 +0800148
Kever Yang0d3d7832016-07-19 21:16:59 +0800149config ROCKCHIP_RK3399
150 bool "Support Rockchip RK3399"
151 select ARM64
Kever Yang16efdfd2017-02-22 16:56:38 +0800152 select SUPPORT_SPL
Kever Yangfca798d2018-11-09 11:18:15 +0800153 select SUPPORT_TPL
Kever Yang16efdfd2017-02-22 16:56:38 +0800154 select SPL
Jagan Tekicd433892019-05-08 11:11:43 +0530155 select SPL_ATF
156 select SPL_ATF_NO_PLATFORM_PARAM if SPL_ATF
Jagan Tekice063b92019-06-21 00:25:03 +0530157 select SPL_BOARD_INIT if SPL
Jagan Tekicd433892019-05-08 11:11:43 +0530158 select SPL_LOAD_FIT
159 select SPL_CLK if SPL
160 select SPL_PINCTRL if SPL
161 select SPL_RAM if SPL
162 select SPL_REGMAP if SPL
163 select SPL_SYSCON if SPL
Kever Yangfca798d2018-11-09 11:18:15 +0800164 select TPL_NEEDS_SEPARATE_TEXT_BASE if TPL
165 select TPL_NEEDS_SEPARATE_STACK if TPL
Kever Yang16efdfd2017-02-22 16:56:38 +0800166 select SPL_SEPARATE_BSS
Philipp Tomsichd17d8cf2017-07-26 12:29:01 +0200167 select SPL_SERIAL_SUPPORT
168 select SPL_DRIVERS_MISC_SUPPORT
Jagan Tekicd433892019-05-08 11:11:43 +0530169 select CLK
170 select FIT
171 select PINCTRL
172 select RAM
173 select REGMAP
174 select SYSCON
175 select DM_PMIC
176 select DM_REGULATOR_FIXED
Andy Yan70378cb2017-10-11 15:00:16 +0800177 select BOARD_LATE_INIT
Kever Yangff9afe42019-07-22 19:59:42 +0800178 imply SPL_ROCKCHIP_COMMON_BOARD
Kever Yangfca798d2018-11-09 11:18:15 +0800179 imply TPL_SERIAL_SUPPORT
180 imply TPL_LIBCOMMON_SUPPORT
181 imply TPL_LIBGENERIC_SUPPORT
182 imply TPL_SYS_MALLOC_SIMPLE
Kever Yangfca798d2018-11-09 11:18:15 +0800183 imply TPL_DRIVERS_MISC_SUPPORT
184 imply TPL_OF_CONTROL
185 imply TPL_DM
186 imply TPL_REGMAP
187 imply TPL_SYSCON
188 imply TPL_RAM
189 imply TPL_CLK
190 imply TPL_TINY_MEMSET
Kever Yang3cfbb942019-07-09 22:06:01 +0800191 imply TPL_ROCKCHIP_COMMON_BOARD
Kever Yang0d3d7832016-07-19 21:16:59 +0800192 help
193 The Rockchip RK3399 is a ARM-based SoC with a dual-core Cortex-A72
194 and quad-core Cortex-A53.
195 including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
196 video interfaces supporting HDMI and eDP, several DDR3 options
197 and video codec support. Peripherals include Gigabit Ethernet,
198 USB2 host and OTG, SDIO, I2S, UARTs, SPI, I2C and PWMs.
199
Andy Yan2d982da2017-06-01 18:00:55 +0800200config ROCKCHIP_RV1108
201 bool "Support Rockchip RV1108"
Lokesh Vutla81b1a672018-04-26 18:21:26 +0530202 select CPU_V7A
Andy Yan2d982da2017-06-01 18:00:55 +0800203 help
204 The Rockchip RV1108 is a ARM-based SoC with a single-core Cortex-A7
205 and a DSP.
206
Heiko Stuebner9cc8feb2018-10-08 13:01:56 +0200207config ROCKCHIP_USB_UART
208 bool "Route uart output to usb pins"
209 help
210 Rockchip SoCs have the ability to route the signals of the debug
211 uart through the d+ and d- pins of a specific usb phy to enable
212 some form of closed-case debugging. With this option supported
213 SoCs will enable this routing as a debug measure.
214
Philipp Tomsich798370f2017-06-29 11:21:15 +0200215config SPL_ROCKCHIP_BACK_TO_BROM
Xu Ziyuan5401eb82016-07-12 19:09:49 +0800216 bool "SPL returns to bootrom"
217 default y if ROCKCHIP_RK3036
Heiko Stübner355a8802017-02-18 19:46:25 +0100218 select ROCKCHIP_BROM_HELPER
Kever Yangbd8532e2019-07-22 19:59:15 +0800219 select SPL_BOOTROM_SUPPORT
Philipp Tomsich798370f2017-06-29 11:21:15 +0200220 depends on SPL
Xu Ziyuan5401eb82016-07-12 19:09:49 +0800221 help
222 Rockchip SoCs have ability to load SPL & U-Boot binary. If enabled,
223 SPL will return to the boot rom, which will then load the U-Boot
224 binary to keep going on.
225
Philipp Tomsich798370f2017-06-29 11:21:15 +0200226config TPL_ROCKCHIP_BACK_TO_BROM
227 bool "TPL returns to bootrom"
Kever Yangfca798d2018-11-09 11:18:15 +0800228 default y
Philipp Tomsich798370f2017-06-29 11:21:15 +0200229 select ROCKCHIP_BROM_HELPER
Kever Yangbd8532e2019-07-22 19:59:15 +0800230 select TPL_BOOTROM_SUPPORT
Philipp Tomsich798370f2017-06-29 11:21:15 +0200231 depends on TPL
232 help
233 Rockchip SoCs have ability to load SPL & U-Boot binary. If enabled,
234 SPL will return to the boot rom, which will then load the U-Boot
235 binary to keep going on.
236
Kever Yangbb337732019-07-22 20:02:01 +0800237config ROCKCHIP_COMMON_BOARD
238 bool "Rockchip common board file"
239 help
240 Rockchip SoCs have similar boot process, Common board file is mainly
241 in charge of common process of board_init() and board_late_init() for
242 U-Boot proper.
243
Kever Yang1d7cc72a2019-07-22 19:59:12 +0800244config SPL_ROCKCHIP_COMMON_BOARD
245 bool "Rockchip SPL common board file"
246 depends on SPL
247 help
248 Rockchip SoCs have similar boot process, SPL is mainly in charge of
249 load and boot Trust ATF/U-Boot firmware, and DRAM init if there is
250 no TPL for the board.
251
Kever Yang34ead0f2019-07-09 22:05:55 +0800252config TPL_ROCKCHIP_COMMON_BOARD
253 bool ""
254 depends on TPL
255 help
256 Rockchip SoCs have similar boot process, prefer to use TPL for DRAM
257 init and back to bootrom, and SPL as Trust ATF/U-Boot loader. TPL
258 common board is a basic TPL board init which can be shared for most
259 of SoCs to avoid copy-pase for different SoCs.
260
Andy Yan70378cb2017-10-11 15:00:16 +0800261config ROCKCHIP_BOOT_MODE_REG
262 hex "Rockchip boot mode flag register address"
Andy Yan70378cb2017-10-11 15:00:16 +0800263 help
Kever Yang9fbe17c2019-03-28 11:01:23 +0800264 The Soc will enter to different boot mode(defined in asm/arch-rockchip/boot_mode.h)
Andy Yan70378cb2017-10-11 15:00:16 +0800265 according to the value from this register.
266
Kever Yange484f772017-04-20 17:03:46 +0800267config ROCKCHIP_SPL_RESERVE_IRAM
268 hex "Size of IRAM reserved in SPL"
Kever Yang60a50072017-12-18 15:13:19 +0800269 default 0
Kever Yange484f772017-04-20 17:03:46 +0800270 help
271 SPL may need reserve memory for firmware loaded by SPL, whose load
272 address is in IRAM and may overlay with SPL text area if not
273 reserved.
274
Heiko Stübner355a8802017-02-18 19:46:25 +0100275config ROCKCHIP_BROM_HELPER
276 bool
277
Philipp Tomsich9f1a4472017-10-10 16:21:10 +0200278config SPL_ROCKCHIP_EARLYRETURN_TO_BROM
279 bool "SPL requires early-return (for RK3188-style BROM) to BROM"
280 depends on SPL && ENABLE_ARM_SOC_BOOT0_HOOK
281 help
282 Some Rockchip BROM variants (e.g. on the RK3188) load the
283 first stage in segments and enter multiple times. E.g. on
284 the RK3188, the first 1KB of the first stage are loaded
285 first and entered; after returning to the BROM, the
286 remainder of the first stage is loaded, but the BROM
287 re-enters at the same address/to the same code as previously.
288
289 This enables support code in the BOOT0 hook for the SPL stage
290 to allow multiple entries.
291
292config TPL_ROCKCHIP_EARLYRETURN_TO_BROM
293 bool "TPL requires early-return (for RK3188-style BROM) to BROM"
294 depends on TPL && ENABLE_ARM_SOC_BOOT0_HOOK
295 help
296 Some Rockchip BROM variants (e.g. on the RK3188) load the
297 first stage in segments and enter multiple times. E.g. on
298 the RK3188, the first 1KB of the first stage are loaded
299 first and entered; after returning to the BROM, the
300 remainder of the first stage is loaded, but the BROM
301 re-enters at the same address/to the same code as previously.
302
303 This enables support code in the BOOT0 hook for the TPL stage
304 to allow multiple entries.
305
Sandy Pattersond70f0f32016-08-29 07:31:16 -0400306config SPL_MMC_SUPPORT
Philipp Tomsich798370f2017-06-29 11:21:15 +0200307 default y if !SPL_ROCKCHIP_BACK_TO_BROM
Sandy Pattersond70f0f32016-08-29 07:31:16 -0400308
huang lin1115b642015-11-17 14:20:27 +0800309source "arch/arm/mach-rockchip/rk3036/Kconfig"
Kever Yangaa827752017-11-28 16:04:16 +0800310source "arch/arm/mach-rockchip/rk3128/Kconfig"
Heiko Stübneref6db5e2017-02-18 19:46:36 +0100311source "arch/arm/mach-rockchip/rk3188/Kconfig"
Kever Yanga4f460d2017-06-23 17:17:54 +0800312source "arch/arm/mach-rockchip/rk322x/Kconfig"
Heiko Stübner5c91e2b2016-07-16 00:17:15 +0200313source "arch/arm/mach-rockchip/rk3288/Kconfig"
Kever Yangec02b3c2017-02-23 15:37:51 +0800314source "arch/arm/mach-rockchip/rk3328/Kconfig"
Andreas Färber9e3ad682017-05-15 17:51:18 +0800315source "arch/arm/mach-rockchip/rk3368/Kconfig"
Kever Yang0d3d7832016-07-19 21:16:59 +0800316source "arch/arm/mach-rockchip/rk3399/Kconfig"
Andy Yan2d982da2017-06-01 18:00:55 +0800317source "arch/arm/mach-rockchip/rv1108/Kconfig"
Simon Glass2cffe662015-08-30 16:55:38 -0600318endif