blob: 48e364e127c39f6a3eee0bc1b7aa4b78d1ecd86d [file] [log] [blame]
Simon Glass2cffe662015-08-30 16:55:38 -06001if ARCH_ROCKCHIP
2
Heiko Stübner5c91e2b2016-07-16 00:17:15 +02003config ROCKCHIP_RK3036
4 bool "Support Rockchip RK3036"
Lokesh Vutla81b1a672018-04-26 18:21:26 +05305 select CPU_V7A
Kever Yang0d3d7832016-07-19 21:16:59 +08006 select SUPPORT_SPL
7 select SPL
Eddie Caia79b78f2018-01-17 09:51:41 +08008 imply USB_FUNCTION_ROCKUSB
9 imply CMD_ROCKUSB
Heiko Stübner5c91e2b2016-07-16 00:17:15 +020010 help
11 The Rockchip RK3036 is a ARM-based SoC with a dual-core Cortex-A7
12 including NEON and GPU, Mali-400 graphics, several DDR3 options
13 and video codec support. Peripherals include Gigabit Ethernet,
14 USB2 host and OTG, SDIO, I2S, UART, SPI, I2C and PWMs.
15
Kever Yangaa827752017-11-28 16:04:16 +080016config ROCKCHIP_RK3128
17 bool "Support Rockchip RK3128"
Lokesh Vutla81b1a672018-04-26 18:21:26 +053018 select CPU_V7A
Kever Yangaa827752017-11-28 16:04:16 +080019 help
20 The Rockchip RK3128 is a ARM-based SoC with a quad-core Cortex-A7
21 including NEON and GPU, Mali-400 graphics, several DDR3 options
22 and video codec support. Peripherals include Gigabit Ethernet,
23 USB2 host and OTG, SDIO, I2S, UART, SPI, I2C and PWMs.
24
Heiko Stübneref6db5e2017-02-18 19:46:36 +010025config ROCKCHIP_RK3188
26 bool "Support Rockchip RK3188"
Lokesh Vutla81b1a672018-04-26 18:21:26 +053027 select CPU_V7A
Ley Foon Tan48fcc4a2017-05-03 17:13:32 +080028 select SPL_BOARD_INIT if SPL
Heiko Stübneref6db5e2017-02-18 19:46:36 +010029 select SUPPORT_SPL
Heiko Stübneref6db5e2017-02-18 19:46:36 +010030 select SPL
Philipp Tomsich5aa3f9d2017-10-10 16:21:17 +020031 select SPL_CLK
Philipp Tomsich5aa3f9d2017-10-10 16:21:17 +020032 select SPL_REGMAP
33 select SPL_SYSCON
34 select SPL_RAM
35 select SPL_DRIVERS_MISC_SUPPORT
Philipp Tomsich16c689c2017-10-10 16:21:15 +020036 select SPL_ROCKCHIP_EARLYRETURN_TO_BROM
Heiko Stübner015f69a2017-04-06 00:19:36 +020037 select BOARD_LATE_INIT
Heiko Stübneref6db5e2017-02-18 19:46:36 +010038 select ROCKCHIP_BROM_HELPER
39 help
40 The Rockchip RK3188 is a ARM-based SoC with a quad-core Cortex-A9
41 including NEON and GPU, 512KB L2 cache, Mali-400 graphics, two
42 video interfaces, several memory options and video codec support.
43 Peripherals include Fast Ethernet, USB2 host and OTG, SDIO, I2S,
44 UART, SPI, I2C and PWMs.
45
Kever Yang57d4dbf2017-06-23 17:17:52 +080046config ROCKCHIP_RK322X
47 bool "Support Rockchip RK3228/RK3229"
Lokesh Vutla81b1a672018-04-26 18:21:26 +053048 select CPU_V7A
Kever Yang57d4dbf2017-06-23 17:17:52 +080049 select SUPPORT_SPL
Kever Yangaff40c62019-04-02 20:41:24 +080050 select SUPPORT_TPL
Kever Yang57d4dbf2017-06-23 17:17:52 +080051 select SPL
Kever Yangaff40c62019-04-02 20:41:24 +080052 select SPL_DM
53 select SPL_OF_LIBFDT
54 select TPL
55 select TPL_DM
56 select TPL_OF_LIBFDT
57 select TPL_NEEDS_SEPARATE_TEXT_BASE if SPL
58 select TPL_NEEDS_SEPARATE_STACK if TPL
59 select SPL_DRIVERS_MISC_SUPPORT
60 imply SPL_SERIAL_SUPPORT
61 imply TPL_SERIAL_SUPPORT
Kever Yang57d4dbf2017-06-23 17:17:52 +080062 select ROCKCHIP_BROM_HELPER
Kever Yangaff40c62019-04-02 20:41:24 +080063 select TPL_LIBCOMMON_SUPPORT
64 select TPL_LIBGENERIC_SUPPORT
Kever Yang57d4dbf2017-06-23 17:17:52 +080065 help
66 The Rockchip RK3229 is a ARM-based SoC with a dual-core Cortex-A7
67 including NEON and GPU, Mali-400 graphics, several DDR3 options
68 and video codec support. Peripherals include Gigabit Ethernet,
69 USB2 host and OTG, SDIO, I2S, UART, SPI, I2C and PWMs.
70
Kever Yangaff40c62019-04-02 20:41:24 +080071if ROCKCHIP_RK322X
72
73config TPL_TEXT_BASE
74 default 0x10081000
75
76config TPL_MAX_SIZE
77 default 28672
78
79config TPL_STACK
80 default 0x10088000
81
82endif
83
Simon Glass2cffe662015-08-30 16:55:38 -060084config ROCKCHIP_RK3288
85 bool "Support Rockchip RK3288"
Lokesh Vutla81b1a672018-04-26 18:21:26 +053086 select CPU_V7A
Ley Foon Tan48fcc4a2017-05-03 17:13:32 +080087 select SPL_BOARD_INIT if SPL
Kever Yang0d3d7832016-07-19 21:16:59 +080088 select SUPPORT_SPL
89 select SPL
Eddie Caib3501fe2017-12-15 08:17:13 +080090 imply USB_FUNCTION_ROCKUSB
91 imply CMD_ROCKUSB
Simon Glass2cffe662015-08-30 16:55:38 -060092 help
93 The Rockchip RK3288 is a ARM-based SoC with a quad-core Cortex-A17
94 including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
95 video interfaces supporting HDMI and eDP, several DDR3 options
96 and video codec support. Peripherals include Gigabit Ethernet,
Andreas Färber531e8e02016-11-02 18:03:01 +010097 USB2 host and OTG, SDIO, I2S, UARTs, SPI, I2C and PWMs.
Simon Glass2cffe662015-08-30 16:55:38 -060098
Jagan Tekie5df8342018-02-23 13:13:10 +053099if ROCKCHIP_RK3288
100
Jagan Teki843ac352018-02-23 13:13:11 +0530101config TPL_TEXT_BASE
102 default 0xff704000
103
Tom Rinie34a2f32019-01-22 17:09:25 -0500104config TPL_MAX_SIZE
105 default 32768
106
Jagan Tekie5df8342018-02-23 13:13:10 +0530107endif
108
Kever Yangec02b3c2017-02-23 15:37:51 +0800109config ROCKCHIP_RK3328
110 bool "Support Rockchip RK3328"
111 select ARM64
112 help
113 The Rockchip RK3328 is a ARM-based SoC with a quad-core Cortex-A53.
114 including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
115 video interfaces supporting HDMI and eDP, several DDR3 options
116 and video codec support. Peripherals include Gigabit Ethernet,
117 USB2 host and OTG, SDIO, I2S, UARTs, SPI, I2C and PWMs.
118
Andreas Färber9e3ad682017-05-15 17:51:18 +0800119config ROCKCHIP_RK3368
120 bool "Support Rockchip RK3368"
121 select ARM64
Philipp Tomsich84af43e2017-06-11 23:46:25 +0200122 select SUPPORT_SPL
123 select SUPPORT_TPL
Philipp Tomsich01b219e2017-07-28 20:03:07 +0200124 select TPL_NEEDS_SEPARATE_TEXT_BASE if SPL
125 select TPL_NEEDS_SEPARATE_STACK if TPL
Philipp Tomsich84af43e2017-06-11 23:46:25 +0200126 imply SPL_SEPARATE_BSS
127 imply SPL_SERIAL_SUPPORT
128 imply TPL_SERIAL_SUPPORT
Andreas Färber9e3ad682017-05-15 17:51:18 +0800129 help
Philipp Tomsich9f3deaf2017-06-10 00:47:53 +0200130 The Rockchip RK3368 is a ARM-based SoC with a octa-core (organised
131 into a big and little cluster with 4 cores each) Cortex-A53 including
132 AdvSIMD, 512KB L2 cache (for the big cluster) and 256 KB L2 cache
133 (for the little cluster), PowerVR G6110 based graphics, one video
134 output processor supporting LVDS/HDMI/eDP, several DDR3 options and
135 video codec support.
136
137 On-chip peripherals include Gigabit Ethernet, USB2 host and OTG, SDIO,
138 I2S, UARTs, SPI, I2C and PWMs.
Andreas Färber9e3ad682017-05-15 17:51:18 +0800139
Philipp Tomsichcbacb402017-08-02 21:26:18 +0200140if ROCKCHIP_RK3368
141
Philipp Tomsich7d1319b2017-07-28 20:20:41 +0200142config TPL_TEXT_BASE
143 default 0xff8c1000
144
145config TPL_MAX_SIZE
146 default 28672
147
148config TPL_STACK
149 default 0xff8cffff
150
Philipp Tomsichcbacb402017-08-02 21:26:18 +0200151endif
152
Kever Yang0d3d7832016-07-19 21:16:59 +0800153config ROCKCHIP_RK3399
154 bool "Support Rockchip RK3399"
155 select ARM64
Kever Yang16efdfd2017-02-22 16:56:38 +0800156 select SUPPORT_SPL
157 select SPL
158 select SPL_SEPARATE_BSS
Philipp Tomsichd17d8cf2017-07-26 12:29:01 +0200159 select SPL_SERIAL_SUPPORT
160 select SPL_DRIVERS_MISC_SUPPORT
Andy Yan70378cb2017-10-11 15:00:16 +0800161 select BOARD_LATE_INIT
Andy Yand2349d92017-10-11 15:00:49 +0800162 select ROCKCHIP_BROM_HELPER
Kever Yang0d3d7832016-07-19 21:16:59 +0800163 help
164 The Rockchip RK3399 is a ARM-based SoC with a dual-core Cortex-A72
165 and quad-core Cortex-A53.
166 including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
167 video interfaces supporting HDMI and eDP, several DDR3 options
168 and video codec support. Peripherals include Gigabit Ethernet,
169 USB2 host and OTG, SDIO, I2S, UARTs, SPI, I2C and PWMs.
170
Andy Yan2d982da2017-06-01 18:00:55 +0800171config ROCKCHIP_RV1108
172 bool "Support Rockchip RV1108"
Lokesh Vutla81b1a672018-04-26 18:21:26 +0530173 select CPU_V7A
Andy Yan2d982da2017-06-01 18:00:55 +0800174 help
175 The Rockchip RV1108 is a ARM-based SoC with a single-core Cortex-A7
176 and a DSP.
177
Heiko Stuebner9cc8feb2018-10-08 13:01:56 +0200178config ROCKCHIP_USB_UART
179 bool "Route uart output to usb pins"
180 help
181 Rockchip SoCs have the ability to route the signals of the debug
182 uart through the d+ and d- pins of a specific usb phy to enable
183 some form of closed-case debugging. With this option supported
184 SoCs will enable this routing as a debug measure.
185
Philipp Tomsich798370f2017-06-29 11:21:15 +0200186config SPL_ROCKCHIP_BACK_TO_BROM
Xu Ziyuan5401eb82016-07-12 19:09:49 +0800187 bool "SPL returns to bootrom"
188 default y if ROCKCHIP_RK3036
Heiko Stübner355a8802017-02-18 19:46:25 +0100189 select ROCKCHIP_BROM_HELPER
Philipp Tomsich798370f2017-06-29 11:21:15 +0200190 depends on SPL
Xu Ziyuan5401eb82016-07-12 19:09:49 +0800191 help
192 Rockchip SoCs have ability to load SPL & U-Boot binary. If enabled,
193 SPL will return to the boot rom, which will then load the U-Boot
194 binary to keep going on.
195
Philipp Tomsich798370f2017-06-29 11:21:15 +0200196config TPL_ROCKCHIP_BACK_TO_BROM
197 bool "TPL returns to bootrom"
198 default y if ROCKCHIP_RK3368
199 select ROCKCHIP_BROM_HELPER
200 depends on TPL
201 help
202 Rockchip SoCs have ability to load SPL & U-Boot binary. If enabled,
203 SPL will return to the boot rom, which will then load the U-Boot
204 binary to keep going on.
205
Andy Yan70378cb2017-10-11 15:00:16 +0800206config ROCKCHIP_BOOT_MODE_REG
207 hex "Rockchip boot mode flag register address"
208 default 0x200081c8 if ROCKCHIP_RK3036
209 default 0x20004040 if ROCKCHIP_RK3188
210 default 0x110005c8 if ROCKCHIP_RK322X
211 default 0xff730094 if ROCKCHIP_RK3288
212 default 0xff738200 if ROCKCHIP_RK3368
213 default 0xff320300 if ROCKCHIP_RK3399
214 default 0x10300580 if ROCKCHIP_RV1108
215 default 0
216 help
Kever Yang9fbe17c2019-03-28 11:01:23 +0800217 The Soc will enter to different boot mode(defined in asm/arch-rockchip/boot_mode.h)
Andy Yan70378cb2017-10-11 15:00:16 +0800218 according to the value from this register.
219
Kever Yange484f772017-04-20 17:03:46 +0800220config ROCKCHIP_SPL_RESERVE_IRAM
221 hex "Size of IRAM reserved in SPL"
Kever Yang60a50072017-12-18 15:13:19 +0800222 default 0
Kever Yange484f772017-04-20 17:03:46 +0800223 help
224 SPL may need reserve memory for firmware loaded by SPL, whose load
225 address is in IRAM and may overlay with SPL text area if not
226 reserved.
227
Heiko Stübner355a8802017-02-18 19:46:25 +0100228config ROCKCHIP_BROM_HELPER
229 bool
230
Philipp Tomsich9f1a4472017-10-10 16:21:10 +0200231config SPL_ROCKCHIP_EARLYRETURN_TO_BROM
232 bool "SPL requires early-return (for RK3188-style BROM) to BROM"
233 depends on SPL && ENABLE_ARM_SOC_BOOT0_HOOK
234 help
235 Some Rockchip BROM variants (e.g. on the RK3188) load the
236 first stage in segments and enter multiple times. E.g. on
237 the RK3188, the first 1KB of the first stage are loaded
238 first and entered; after returning to the BROM, the
239 remainder of the first stage is loaded, but the BROM
240 re-enters at the same address/to the same code as previously.
241
242 This enables support code in the BOOT0 hook for the SPL stage
243 to allow multiple entries.
244
245config TPL_ROCKCHIP_EARLYRETURN_TO_BROM
246 bool "TPL requires early-return (for RK3188-style BROM) to BROM"
247 depends on TPL && ENABLE_ARM_SOC_BOOT0_HOOK
248 help
249 Some Rockchip BROM variants (e.g. on the RK3188) load the
250 first stage in segments and enter multiple times. E.g. on
251 the RK3188, the first 1KB of the first stage are loaded
252 first and entered; after returning to the BROM, the
253 remainder of the first stage is loaded, but the BROM
254 re-enters at the same address/to the same code as previously.
255
256 This enables support code in the BOOT0 hook for the TPL stage
257 to allow multiple entries.
258
Sandy Pattersond70f0f32016-08-29 07:31:16 -0400259config SPL_MMC_SUPPORT
Philipp Tomsich798370f2017-06-29 11:21:15 +0200260 default y if !SPL_ROCKCHIP_BACK_TO_BROM
Sandy Pattersond70f0f32016-08-29 07:31:16 -0400261
huang lin1115b642015-11-17 14:20:27 +0800262source "arch/arm/mach-rockchip/rk3036/Kconfig"
Kever Yangaa827752017-11-28 16:04:16 +0800263source "arch/arm/mach-rockchip/rk3128/Kconfig"
Heiko Stübneref6db5e2017-02-18 19:46:36 +0100264source "arch/arm/mach-rockchip/rk3188/Kconfig"
Kever Yanga4f460d2017-06-23 17:17:54 +0800265source "arch/arm/mach-rockchip/rk322x/Kconfig"
Heiko Stübner5c91e2b2016-07-16 00:17:15 +0200266source "arch/arm/mach-rockchip/rk3288/Kconfig"
Kever Yangec02b3c2017-02-23 15:37:51 +0800267source "arch/arm/mach-rockchip/rk3328/Kconfig"
Andreas Färber9e3ad682017-05-15 17:51:18 +0800268source "arch/arm/mach-rockchip/rk3368/Kconfig"
Kever Yang0d3d7832016-07-19 21:16:59 +0800269source "arch/arm/mach-rockchip/rk3399/Kconfig"
Andy Yan2d982da2017-06-01 18:00:55 +0800270source "arch/arm/mach-rockchip/rv1108/Kconfig"
Simon Glass2cffe662015-08-30 16:55:38 -0600271endif