Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 6f1038f4218f3fe825f2217f8578e04729456468 / . / arch / arm / mach-omap2 / omap5 / hw_data.c
blob: 147eafa71ea2291e3d8da86a656233a6d9518df9 [file] [log] [blame]
SRICHARAN Rfb6aa1f2013-02-04 04:22:00 +0000[diff] [blame]1/*
2 *
3 * HW data initialization for OMAP5
4 *
5 * (C) Copyright 2013
6 * Texas Instruments, <www.ti.com>
7 *
8 * Sricharan R <r.sricharan@ti.com>
9 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +0200[diff] [blame]10 * SPDX-License-Identifier: GPL-2.0+
SRICHARAN Rfb6aa1f2013-02-04 04:22:00 +0000[diff] [blame]11 */
12#include <common.h>
Lokesh Vutla36852972013-05-30 03:19:29 +0000[diff] [blame]13#include <palmas.h>
SRICHARAN Rfb6aa1f2013-02-04 04:22:00 +0000[diff] [blame]14#include <asm/arch/omap.h>
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]15#include <asm/arch/sys_proto.h>
SRICHARAN Rfb6aa1f2013-02-04 04:22:00 +0000[diff] [blame]16#include <asm/omap_common.h>
Lokesh Vutla61c517f2013-05-30 02:54:32 +0000[diff] [blame]17#include <asm/arch/clock.h>
SRICHARAN R00d328c2013-02-04 04:22:02 +0000[diff] [blame]18#include <asm/omap_gpio.h>
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]19#include <asm/io.h>
Lokesh Vutlad8ac0502013-02-04 04:22:05 +0000[diff] [blame]20#include <asm/emif.h>
SRICHARAN Rfb6aa1f2013-02-04 04:22:00 +0000[diff] [blame]21
22struct prcm_regs const **prcm =
23 (struct prcm_regs const **) OMAP_SRAM_SCRATCH_PRCM_PTR;
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]24struct dplls const **dplls_data =
25 (struct dplls const **) OMAP_SRAM_SCRATCH_DPLLS_PTR;
SRICHARAN R00d328c2013-02-04 04:22:02 +0000[diff] [blame]26struct vcores_data const **omap_vcores =
27 (struct vcores_data const **) OMAP_SRAM_SCRATCH_VCORES_PTR;
Lokesh Vutla834b6b02013-02-04 04:22:04 +0000[diff] [blame]28struct omap_sys_ctrl_regs const **ctrl =
SRICHARAN R4b1b61c2013-04-24 00:41:22 +0000[diff] [blame]29 (struct omap_sys_ctrl_regs const **)OMAP_SRAM_SCRATCH_SYS_CTRL;
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]30
SRICHARAN Ra04ed142013-02-12 01:33:43 +0000[diff] [blame]31/* OPP NOM FREQUENCY for ES1.0 */
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]32static const struct dpll_params mpu_dpll_params_800mhz[NUM_SYS_CLKS] = {
SRICHARAN Ra04ed142013-02-12 01:33:43 +0000[diff] [blame]33 {200, 2, 1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 12 MHz */
34 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 13 MHz */
35 {1000, 20, 1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 16.8 MHz */
36 {375, 8, 1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 19.2 MHz */
37 {400, 12, 1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 26 MHz */
38 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 27 MHz */
39 {375, 17, 1, -1, -1, -1, -1, -1, -1, -1, -1, -1} /* 38.4 MHz */
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]40};
41
Lokesh Vutlac9e70e22013-12-12 15:36:21 +0530[diff] [blame]42/* OPP NOM FREQUENCY for OMAP5 ES2.0, and DRA7 ES1.0 */
Lokesh Vutla5e70e292013-02-12 21:29:05 +0000[diff] [blame]43static const struct dpll_params mpu_dpll_params_1ghz[NUM_SYS_CLKS] = {
Lokesh Vutla16523262013-05-30 03:19:38 +0000[diff] [blame]44 {250, 2, 1, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 12 MHz */
45 {500, 9, 1, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 20 MHz */
46 {119, 1, 1, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 16.8 MHz */
47 {625, 11, 1, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 19.2 MHz */
48 {500, 12, 1, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 26 MHz */
Lokesh Vutla5e70e292013-02-12 21:29:05 +0000[diff] [blame]49 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 27 MHz */
Lokesh Vutla16523262013-05-30 03:19:38 +0000[diff] [blame]50 {625, 23, 1, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 38.4 MHz */
Lokesh Vutla5e70e292013-02-12 21:29:05 +0000[diff] [blame]51};
52
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]53static const struct dpll_params
54 core_dpll_params_2128mhz_ddr532[NUM_SYS_CLKS] = {
SRICHARAN Ra04ed142013-02-12 01:33:43 +0000[diff] [blame]55 {266, 2, 2, 5, 8, 4, 62, 5, -1, 5, 7, -1}, /* 12 MHz */
56 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 13 MHz */
57 {443, 6, 2, 5, 8, 4, 62, 5, -1, 5, 7, -1}, /* 16.8 MHz */
58 {277, 4, 2, 5, 8, 4, 62, 5, -1, 5, 7, -1}, /* 19.2 MHz */
59 {368, 8, 2, 5, 8, 4, 62, 5, -1, 5, 7, -1}, /* 26 MHz */
60 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 27 MHz */
61 {277, 9, 2, 5, 8, 4, 62, 5, -1, 5, 7, -1} /* 38.4 MHz */
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]62};
63
64static const struct dpll_params
SRICHARAN Ra04ed142013-02-12 01:33:43 +0000[diff] [blame]65 core_dpll_params_2128mhz_ddr532_es2[NUM_SYS_CLKS] = {
66 {266, 2, 2, 5, 8, 4, 62, 63, 6, 5, 7, 6}, /* 12 MHz */
67 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 13 MHz */
68 {443, 6, 2, 5, 8, 4, 62, 63, 6, 5, 7, 6}, /* 16.8 MHz */
69 {277, 4, 2, 5, 8, 4, 62, 63, 6, 5, 7, 6}, /* 19.2 MHz */
70 {368, 8, 2, 5, 8, 4, 62, 63, 6, 5, 7, 6}, /* 26 MHz */
71 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 27 MHz */
72 {277, 9, 2, 5, 8, 4, 62, 63, 6, 5, 7, 6} /* 38.4 MHz */
73};
74
75static const struct dpll_params
Lokesh Vutla16523262013-05-30 03:19:38 +0000[diff] [blame]76 core_dpll_params_2128mhz_dra7xx[NUM_SYS_CLKS] = {
77 {266, 2, 2, 1, -1, 4, 62, 5, -1, 5, 4, 6}, /* 12 MHz */
78 {266, 4, 2, 1, -1, 4, 62, 5, -1, 5, 4, 6}, /* 20 MHz */
79 {443, 6, 2, 1, -1, 4, 62, 5, -1, 5, 4, 6}, /* 16.8 MHz */
80 {277, 4, 2, 1, -1, 4, 62, 5, -1, 5, 4, 6}, /* 19.2 MHz */
81 {368, 8, 2, 1, -1, 4, 62, 5, -1, 5, 4, 6}, /* 26 MHz */
Lokesh Vutla5e70e292013-02-12 21:29:05 +0000[diff] [blame]82 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 27 MHz */
Lokesh Vutla16523262013-05-30 03:19:38 +0000[diff] [blame]83 {277, 9, 2, 1, -1, 4, 62, 5, -1, 5, 4, 6}, /* 38.4 MHz */
Lokesh Vutla5e70e292013-02-12 21:29:05 +0000[diff] [blame]84};
85
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]86static const struct dpll_params per_dpll_params_768mhz[NUM_SYS_CLKS] = {
SRICHARAN Ra04ed142013-02-12 01:33:43 +0000[diff] [blame]87 {32, 0, 4, 3, 6, 4, -1, 2, -1, -1, -1, -1}, /* 12 MHz */
88 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 13 MHz */
89 {160, 6, 4, 3, 6, 4, -1, 2, -1, -1, -1, -1}, /* 16.8 MHz */
90 {20, 0, 4, 3, 6, 4, -1, 2, -1, -1, -1, -1}, /* 19.2 MHz */
91 {192, 12, 4, 3, 6, 4, -1, 2, -1, -1, -1, -1}, /* 26 MHz */
92 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 27 MHz */
93 {10, 0, 4, 3, 6, 4, -1, 2, -1, -1, -1, -1} /* 38.4 MHz */
94};
95
96static const struct dpll_params per_dpll_params_768mhz_es2[NUM_SYS_CLKS] = {
97 {32, 0, 4, 3, 3, 4, -1, 2, -1, -1, -1, -1}, /* 12 MHz */
98 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 13 MHz */
99 {160, 6, 4, 3, 3, 4, -1, 2, -1, -1, -1, -1}, /* 16.8 MHz */
100 {20, 0, 4, 3, 3, 4, -1, 2, -1, -1, -1, -1}, /* 19.2 MHz */
101 {192, 12, 4, 3, 3, 4, -1, 2, -1, -1, -1, -1}, /* 26 MHz */
102 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 27 MHz */
103 {10, 0, 4, 3, 3, 4, -1, 2, -1, -1, -1, -1} /* 38.4 MHz */
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]104};
105
Lokesh Vutla5e70e292013-02-12 21:29:05 +0000[diff] [blame]106static const struct dpll_params per_dpll_params_768mhz_dra7xx[NUM_SYS_CLKS] = {
Lokesh Vutlaff212052013-12-12 15:34:56 +0530[diff] [blame]107 {32, 0, 4, 1, 3, 4, 4, 2, -1, -1, -1, -1}, /* 12 MHz */
Lokesh Vutla087cdb32016-07-25 15:45:44 +0530[diff] [blame]108 {96, 4, 4, 1, 3, 4, 10, 2, -1, -1, -1, -1}, /* 20 MHz */
Lokesh Vutlaff212052013-12-12 15:34:56 +0530[diff] [blame]109 {160, 6, 4, 1, 3, 4, 4, 2, -1, -1, -1, -1}, /* 16.8 MHz */
110 {20, 0, 4, 1, 3, 4, 4, 2, -1, -1, -1, -1}, /* 19.2 MHz */
111 {192, 12, 4, 1, 3, 4, 4, 2, -1, -1, -1, -1}, /* 26 MHz */
Lokesh Vutla5e70e292013-02-12 21:29:05 +0000[diff] [blame]112 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 27 MHz */
Lokesh Vutlaff212052013-12-12 15:34:56 +0530[diff] [blame]113 {10, 0, 4, 1, 3, 4, 4, 2, -1, -1, -1, -1}, /* 38.4 MHz */
Lokesh Vutla5e70e292013-02-12 21:29:05 +0000[diff] [blame]114};
115
Praneeth Bajjuri9b21ff42017-08-21 12:50:52 +0530[diff] [blame]116static const struct dpll_params per_dpll_params_768mhz_dra76x[NUM_SYS_CLKS] = {
117 {32, 0, 4, 1, 3, 4, 8, 2, -1, -1, -1, -1}, /* 12 MHz */
118 {96, 4, 4, 1, 3, 4, 8, 2, -1, -1, -1, -1}, /* 20 MHz */
119 {160, 6, 4, 1, 3, 4, 8, 2, -1, -1, -1, -1}, /* 16.8 MHz */
120 {20, 0, 4, 1, 3, 4, 8, 2, -1, -1, -1, -1}, /* 19.2 MHz */
121 {192, 12, 4, 1, 3, 4, 8, 2, -1, -1, -1, -1}, /* 26 MHz */
122 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 27 MHz */
123 {10, 0, 4, 1, 3, 4, 8, 2, -1, -1, -1, -1}, /* 38.4 MHz */
124};
125
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]126static const struct dpll_params iva_dpll_params_2330mhz[NUM_SYS_CLKS] = {
SRICHARAN Ra04ed142013-02-12 01:33:43 +0000[diff] [blame]127 {1165, 11, -1, -1, 5, 6, -1, -1, -1, -1, -1, -1}, /* 12 MHz */
128 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 13 MHz */
129 {208, 2, -1, -1, 5, 6, -1, -1, -1, -1, -1, -1}, /* 16.8 MHz */
130 {182, 2, -1, -1, 5, 6, -1, -1, -1, -1, -1, -1}, /* 19.2 MHz */
131 {224, 4, -1, -1, 5, 6, -1, -1, -1, -1, -1, -1}, /* 26 MHz */
132 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 27 MHz */
133 {91, 2, -1, -1, 5, 6, -1, -1, -1, -1, -1, -1} /* 38.4 MHz */
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]134};
135
Lokesh Vutla16523262013-05-30 03:19:38 +0000[diff] [blame]136static const struct dpll_params iva_dpll_params_2330mhz_dra7xx[NUM_SYS_CLKS] = {
137 {1165, 11, 3, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 12 MHz */
138 {233, 3, 3, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 20 MHz */
139 {208, 2, 3, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 16.8 MHz */
140 {182, 2, 3, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 19.2 MHz */
141 {224, 4, 3, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 26 MHz */
142 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 27 MHz */
143 {91, 2, 3, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 38.4 MHz */
144};
145
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]146/* ABE M & N values with sys_clk as source */
Lokesh Vutla47ea1682017-01-17 08:52:59 +0530[diff] [blame]147#ifdef CONFIG_SYS_OMAP_ABE_SYSCK
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]148static const struct dpll_params
149 abe_dpll_params_sysclk_196608khz[NUM_SYS_CLKS] = {
SRICHARAN Ra04ed142013-02-12 01:33:43 +0000[diff] [blame]150 {49, 5, 1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 12 MHz */
151 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 13 MHz */
152 {35, 5, 1, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 16.8 MHz */
153 {46, 8, 1, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 19.2 MHz */
154 {34, 8, 1, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 26 MHz */
155 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 27 MHz */
156 {64, 24, 1, 1, -1, -1, -1, -1, -1, -1, -1, -1} /* 38.4 MHz */
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]157};
Lokesh Vutla47ea1682017-01-17 08:52:59 +0530[diff] [blame]158#endif
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]159
160/* ABE M & N values with 32K clock as source */
Lokesh Vutla47ea1682017-01-17 08:52:59 +0530[diff] [blame]161#ifndef CONFIG_SYS_OMAP_ABE_SYSCK
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]162static const struct dpll_params abe_dpll_params_32k_196608khz = {
SRICHARAN Ra04ed142013-02-12 01:33:43 +0000[diff] [blame]163 750, 0, 1, 1, -1, -1, -1, -1, -1, -1, -1, -1
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]164};
Lokesh Vutla47ea1682017-01-17 08:52:59 +0530[diff] [blame]165#endif
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]166
Lokesh Vutla16523262013-05-30 03:19:38 +0000[diff] [blame]167/* ABE M & N values with sysclk2(22.5792 MHz) as input */
168static const struct dpll_params
169 abe_dpll_params_sysclk2_361267khz[NUM_SYS_CLKS] = {
170 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 12 MHz */
171 {16, 1, 1, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 20 MHz */
172 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 16.8 MHz */
173 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 19.2 MHz */
174 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 26 MHz */
175 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 27 MHz */
176 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 38.4 MHz */
177};
178
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]179static const struct dpll_params usb_dpll_params_1920mhz[NUM_SYS_CLKS] = {
SRICHARAN Ra04ed142013-02-12 01:33:43 +0000[diff] [blame]180 {400, 4, 2, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 12 MHz */
Lokesh Vutla16523262013-05-30 03:19:38 +0000[diff] [blame]181 {480, 9, 2, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 20 MHz */
SRICHARAN Ra04ed142013-02-12 01:33:43 +0000[diff] [blame]182 {400, 6, 2, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 16.8 MHz */
183 {400, 7, 2, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 19.2 MHz */
184 {480, 12, 2, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 26 MHz */
185 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 27 MHz */
Lokesh Vutla5e70e292013-02-12 21:29:05 +0000[diff] [blame]186 {400, 15, 2, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 38.4 MHz */
Lokesh Vutla5e70e292013-02-12 21:29:05 +0000[diff] [blame]187};
188
R Sricharan5a9d4d12014-08-28 12:01:04 +0530[diff] [blame]189static const struct dpll_params ddr_dpll_params_2664mhz[NUM_SYS_CLKS] = {
190 {111, 0, 2, 1, 8, -1, -1, -1, -1, -1, -1, -1}, /* 12 MHz */
191 {333, 4, 2, 1, 8, -1, -1, -1, -1, -1, -1, -1}, /* 20 MHz */
192 {555, 6, 2, 1, 8, -1, -1, -1, -1, -1, -1, -1}, /* 16.8 MHz */
193 {555, 7, 2, 1, 8, -1, -1, -1, -1, -1, -1, -1}, /* 19.2 MHz */
194 {666, 12, 2, 1, 8, -1, -1, -1, -1, -1, -1, -1}, /* 26 MHz */
195 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 27 MHz */
196 {555, 15, 2, 1, 8, -1, -1, -1, -1, -1, -1, -1}, /* 38.4 MHz */
197};
198
Lokesh Vutla16523262013-05-30 03:19:38 +0000[diff] [blame]199static const struct dpll_params ddr_dpll_params_2128mhz[NUM_SYS_CLKS] = {
200 {266, 2, 2, 1, 8, -1, -1, -1, -1, -1, -1, -1}, /* 12 MHz */
201 {266, 4, 2, 1, 8, -1, -1, -1, -1, -1, -1, -1}, /* 20 MHz */
202 {190, 2, 2, 1, 8, -1, -1, -1, -1, -1, -1, -1}, /* 16.8 MHz */
203 {665, 11, 2, 1, 8, -1, -1, -1, -1, -1, -1, -1}, /* 19.2 MHz */
204 {532, 12, 2, 1, 8, -1, -1, -1, -1, -1, -1, -1}, /* 26 MHz */
Lokesh Vutla5e70e292013-02-12 21:29:05 +0000[diff] [blame]205 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 27 MHz */
Lokesh Vutla16523262013-05-30 03:19:38 +0000[diff] [blame]206 {665, 23, 2, 1, 8, -1, -1, -1, -1, -1, -1, -1}, /* 38.4 MHz */
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]207};
208
Lokesh Vutlaadc52df2013-07-08 16:04:39 +0530[diff] [blame]209static const struct dpll_params gmac_dpll_params_2000mhz[NUM_SYS_CLKS] = {
210 {250, 2, 4, 10, 40, 8, 10, -1, -1, -1, -1, -1}, /* 12 MHz */
211 {250, 4, 4, 10, 40, 8, 10, -1, -1, -1, -1, -1}, /* 20 MHz */
212 {119, 1, 4, 10, 40, 8, 10, -1, -1, -1, -1, -1}, /* 16.8 MHz */
213 {625, 11, 4, 10, 40, 8, 10, -1, -1, -1, -1, -1}, /* 19.2 MHz */
214 {500, 12, 4, 10, 40, 8, 10, -1, -1, -1, -1, -1}, /* 26 MHz */
215 {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 27 MHz */
216 {625, 23, 4, 10, 40, 8, 10, -1, -1, -1, -1, -1}, /* 38.4 MHz */
217};
218
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]219struct dplls omap5_dplls_es1 = {
220 .mpu = mpu_dpll_params_800mhz,
221 .core = core_dpll_params_2128mhz_ddr532,
222 .per = per_dpll_params_768mhz,
223 .iva = iva_dpll_params_2330mhz,
224#ifdef CONFIG_SYS_OMAP_ABE_SYSCK
225 .abe = abe_dpll_params_sysclk_196608khz,
226#else
227 .abe = &abe_dpll_params_32k_196608khz,
228#endif
Lokesh Vutla5e70e292013-02-12 21:29:05 +0000[diff] [blame]229 .usb = usb_dpll_params_1920mhz,
230 .ddr = NULL
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]231};
232
SRICHARAN Ra04ed142013-02-12 01:33:43 +0000[diff] [blame]233struct dplls omap5_dplls_es2 = {
Lokesh Vutlac9e70e22013-12-12 15:36:21 +0530[diff] [blame]234 .mpu = mpu_dpll_params_1ghz,
SRICHARAN Ra04ed142013-02-12 01:33:43 +0000[diff] [blame]235 .core = core_dpll_params_2128mhz_ddr532_es2,
236 .per = per_dpll_params_768mhz_es2,
237 .iva = iva_dpll_params_2330mhz,
238#ifdef CONFIG_SYS_OMAP_ABE_SYSCK
239 .abe = abe_dpll_params_sysclk_196608khz,
240#else
241 .abe = &abe_dpll_params_32k_196608khz,
242#endif
Lokesh Vutla5e70e292013-02-12 21:29:05 +0000[diff] [blame]243 .usb = usb_dpll_params_1920mhz,
244 .ddr = NULL
SRICHARAN Ra04ed142013-02-12 01:33:43 +0000[diff] [blame]245};
246
Praneeth Bajjuri9b21ff42017-08-21 12:50:52 +0530[diff] [blame]247struct dplls dra76x_dplls = {
248 .mpu = mpu_dpll_params_1ghz,
249 .core = core_dpll_params_2128mhz_dra7xx,
250 .per = per_dpll_params_768mhz_dra76x,
251 .abe = abe_dpll_params_sysclk2_361267khz,
252 .iva = iva_dpll_params_2330mhz_dra7xx,
253 .usb = usb_dpll_params_1920mhz,
254 .ddr = ddr_dpll_params_2664mhz,
255 .gmac = gmac_dpll_params_2000mhz,
256};
257
Lokesh Vutla5e70e292013-02-12 21:29:05 +0000[diff] [blame]258struct dplls dra7xx_dplls = {
259 .mpu = mpu_dpll_params_1ghz,
Lokesh Vutla16523262013-05-30 03:19:38 +0000[diff] [blame]260 .core = core_dpll_params_2128mhz_dra7xx,
Lokesh Vutla5e70e292013-02-12 21:29:05 +0000[diff] [blame]261 .per = per_dpll_params_768mhz_dra7xx,
Lokesh Vutla16523262013-05-30 03:19:38 +0000[diff] [blame]262 .abe = abe_dpll_params_sysclk2_361267khz,
263 .iva = iva_dpll_params_2330mhz_dra7xx,
Lokesh Vutla5e70e292013-02-12 21:29:05 +0000[diff] [blame]264 .usb = usb_dpll_params_1920mhz,
Lokesh Vutla16523262013-05-30 03:19:38 +0000[diff] [blame]265 .ddr = ddr_dpll_params_2128mhz,
Lokesh Vutlaadc52df2013-07-08 16:04:39 +0530[diff] [blame]266 .gmac = gmac_dpll_params_2000mhz,
Lokesh Vutla5e70e292013-02-12 21:29:05 +0000[diff] [blame]267};
268
R Sricharan5a9d4d12014-08-28 12:01:04 +0530[diff] [blame]269struct dplls dra72x_dplls = {
270 .mpu = mpu_dpll_params_1ghz,
271 .core = core_dpll_params_2128mhz_dra7xx,
272 .per = per_dpll_params_768mhz_dra7xx,
273 .abe = abe_dpll_params_sysclk2_361267khz,
274 .iva = iva_dpll_params_2330mhz_dra7xx,
275 .usb = usb_dpll_params_1920mhz,
276 .ddr = ddr_dpll_params_2664mhz,
277 .gmac = gmac_dpll_params_2000mhz,
278};
279
SRICHARAN R00d328c2013-02-04 04:22:02 +0000[diff] [blame]280struct pmic_data palmas = {
281 .base_offset = PALMAS_SMPS_BASE_VOLT_UV,
282 .step = 10000, /* 10 mV represented in uV */
283 /*
284 * Offset codes 1-6 all give the base voltage in Palmas
285 * Offset code 0 switches OFF the SMPS
286 */
287 .start_code = 6,
Lokesh Vutlaae49f6d2013-05-30 02:54:33 +0000[diff] [blame]288 .i2c_slave_addr = SMPS_I2C_SLAVE_ADDR,
289 .pmic_bus_init = sri2c_init,
290 .pmic_write = omap_vc_bypass_send_value,
Lokesh Vutla266b23a2016-08-17 16:25:35 +0530[diff] [blame]291 .gpio_en = 0,
SRICHARAN R00d328c2013-02-04 04:22:02 +0000[diff] [blame]292};
293
Lubomir Popov21f34062014-12-19 17:34:31 +0200[diff] [blame]294/* The TPS659038 and TPS65917 are software-compatible, use common struct */
Lokesh Vutla36852972013-05-30 03:19:29 +0000[diff] [blame]295struct pmic_data tps659038 = {
296 .base_offset = PALMAS_SMPS_BASE_VOLT_UV,
297 .step = 10000, /* 10 mV represented in uV */
298 /*
299 * Offset codes 1-6 all give the base voltage in Palmas
300 * Offset code 0 switches OFF the SMPS
301 */
302 .start_code = 6,
303 .i2c_slave_addr = TPS659038_I2C_SLAVE_ADDR,
304 .pmic_bus_init = gpi2c_init,
305 .pmic_write = palmas_i2c_write_u8,
Lokesh Vutla266b23a2016-08-17 16:25:35 +0530[diff] [blame]306 .gpio_en = 0,
Lokesh Vutla36852972013-05-30 03:19:29 +0000[diff] [blame]307};
308
Keerthy1b21f552017-08-21 12:50:54 +0530[diff] [blame]309/* The LP87565*/
310struct pmic_data lp87565 = {
311 .base_offset = LP873X_BUCK_BASE_VOLT_UV,
312 .step = 5000, /* 5 mV represented in uV */
313 /*
314 * Offset codes 0 - 0x13 Invalid.
315 * Offset codes 0x14 0x17 give 10mV steps
316 * Offset codes 0x17 through 0x9D give 5mV steps
317 * So let us start with our operating range from .73V
318 */
319 .start_code = 0x17,
320 .i2c_slave_addr = 0x60,
321 .pmic_bus_init = gpi2c_init,
322 .pmic_write = palmas_i2c_write_u8,
323};
324
Keerthy4d4e34b2016-11-23 13:25:27 +0530[diff] [blame]325/* The LP8732 and LP8733 are software-compatible, use common struct */
326struct pmic_data lp8733 = {
327 .base_offset = LP873X_BUCK_BASE_VOLT_UV,
328 .step = 5000, /* 5 mV represented in uV */
329 /*
330 * Offset codes 0 - 0x13 Invalid.
331 * Offset codes 0x14 0x17 give 10mV steps
332 * Offset codes 0x17 through 0x9D give 5mV steps
333 * So let us start with our operating range from .73V
334 */
335 .start_code = 0x17,
336 .i2c_slave_addr = 0x60,
337 .pmic_bus_init = gpi2c_init,
338 .pmic_write = palmas_i2c_write_u8,
339};
340
SRICHARAN R00d328c2013-02-04 04:22:02 +0000[diff] [blame]341struct vcores_data omap5430_volts = {
Lokesh Vutla6ede0fd2016-11-23 12:54:39 +0530[diff] [blame]342 .mpu.value[OPP_NOM] = VDD_MPU,
SRICHARAN R00d328c2013-02-04 04:22:02 +0000[diff] [blame]343 .mpu.addr = SMPS_REG_ADDR_12_MPU,
344 .mpu.pmic = &palmas,
345
Lokesh Vutla6ede0fd2016-11-23 12:54:39 +0530[diff] [blame]346 .core.value[OPP_NOM] = VDD_CORE,
SRICHARAN R00d328c2013-02-04 04:22:02 +0000[diff] [blame]347 .core.addr = SMPS_REG_ADDR_8_CORE,
348 .core.pmic = &palmas,
349
Lokesh Vutla6ede0fd2016-11-23 12:54:39 +0530[diff] [blame]350 .mm.value[OPP_NOM] = VDD_MM,
SRICHARAN R00d328c2013-02-04 04:22:02 +0000[diff] [blame]351 .mm.addr = SMPS_REG_ADDR_45_IVA,
352 .mm.pmic = &palmas,
353};
354
SRICHARAN Ra04ed142013-02-12 01:33:43 +0000[diff] [blame]355struct vcores_data omap5430_volts_es2 = {
Lokesh Vutla6ede0fd2016-11-23 12:54:39 +0530[diff] [blame]356 .mpu.value[OPP_NOM] = VDD_MPU_ES2,
SRICHARAN R00d328c2013-02-04 04:22:02 +0000[diff] [blame]357 .mpu.addr = SMPS_REG_ADDR_12_MPU,
358 .mpu.pmic = &palmas,
Nishanth Menon1eb62b42016-04-21 14:34:23 -0500[diff] [blame]359 .mpu.abb_tx_done_mask = OMAP_ABB_MPU_TXDONE_MASK,
SRICHARAN R00d328c2013-02-04 04:22:02 +0000[diff] [blame]360
Lokesh Vutla6ede0fd2016-11-23 12:54:39 +0530[diff] [blame]361 .core.value[OPP_NOM] = VDD_CORE_ES2,
SRICHARAN R00d328c2013-02-04 04:22:02 +0000[diff] [blame]362 .core.addr = SMPS_REG_ADDR_8_CORE,
363 .core.pmic = &palmas,
364
Lokesh Vutla6ede0fd2016-11-23 12:54:39 +0530[diff] [blame]365 .mm.value[OPP_NOM] = VDD_MM_ES2,
SRICHARAN R00d328c2013-02-04 04:22:02 +0000[diff] [blame]366 .mm.addr = SMPS_REG_ADDR_45_IVA,
367 .mm.pmic = &palmas,
Nishanth Menon07be7572016-04-21 14:34:24 -0500[diff] [blame]368 .mm.abb_tx_done_mask = OMAP_ABB_MM_TXDONE_MASK,
Nishanth Menon159a21f2017-08-04 21:42:09 -0500[diff] [blame]369
370 .mpu.efuse.reg[OPP_NOM] = OMAP5_ES2_PROD_MPU_OPNO_VMIN,
371 .mpu.efuse.reg_bits = OMAP5_ES2_PROD_REGBITS,
372
373 .core.efuse.reg[OPP_NOM] = OMAP5_ES2_PROD_CORE_OPNO_VMIN,
374 .core.efuse.reg_bits = OMAP5_ES2_PROD_REGBITS,
375
376 .mm.efuse.reg[OPP_NOM] = OMAP5_ES2_PROD_MM_OPNO_VMIN,
377 .mm.efuse.reg_bits = OMAP5_ES2_PROD_REGBITS,
SRICHARAN R00d328c2013-02-04 04:22:02 +0000[diff] [blame]378};
379
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]380/*
381 * Enable essential clock domains, modules and
382 * do some additional special settings needed
383 */
384void enable_basic_clocks(void)
385{
386 u32 const clk_domains_essential[] = {
387 (*prcm)->cm_l4per_clkstctrl,
388 (*prcm)->cm_l3init_clkstctrl,
389 (*prcm)->cm_memif_clkstctrl,
390 (*prcm)->cm_l4cfg_clkstctrl,
Mugunthan V N4a42ff12013-07-08 16:04:40 +0530[diff] [blame]391#ifdef CONFIG_DRIVER_TI_CPSW
392 (*prcm)->cm_gmac_clkstctrl,
393#endif
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]394 0
395 };
396
397 u32 const clk_modules_hw_auto_essential[] = {
Lokesh Vutla15c2c702013-02-17 23:33:37 +0000[diff] [blame]398 (*prcm)->cm_l3_gpmc_clkctrl,
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]399 (*prcm)->cm_memif_emif_1_clkctrl,
400 (*prcm)->cm_memif_emif_2_clkctrl,
401 (*prcm)->cm_l4cfg_l4_cfg_clkctrl,
402 (*prcm)->cm_wkup_gpio1_clkctrl,
403 (*prcm)->cm_l4per_gpio2_clkctrl,
404 (*prcm)->cm_l4per_gpio3_clkctrl,
405 (*prcm)->cm_l4per_gpio4_clkctrl,
406 (*prcm)->cm_l4per_gpio5_clkctrl,
407 (*prcm)->cm_l4per_gpio6_clkctrl,
Axel Lin01a461f2013-06-21 18:54:25 +0800[diff] [blame]408 (*prcm)->cm_l4per_gpio7_clkctrl,
409 (*prcm)->cm_l4per_gpio8_clkctrl,
Mugunthan V Nd7ced252017-04-07 13:42:00 +0200[diff] [blame]410#ifdef CONFIG_SCSI_AHCI_PLAT
411 (*prcm)->cm_l3init_ocp2scp3_clkctrl,
412#endif
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]413 0
414 };
415
416 u32 const clk_modules_explicit_en_essential[] = {
417 (*prcm)->cm_wkup_gptimer1_clkctrl,
418 (*prcm)->cm_l3init_hsmmc1_clkctrl,
419 (*prcm)->cm_l3init_hsmmc2_clkctrl,
420 (*prcm)->cm_l4per_gptimer2_clkctrl,
421 (*prcm)->cm_wkup_wdtimer2_clkctrl,
422 (*prcm)->cm_l4per_uart3_clkctrl,
423 (*prcm)->cm_l4per_i2c1_clkctrl,
Mugunthan V N4a42ff12013-07-08 16:04:40 +0530[diff] [blame]424#ifdef CONFIG_DRIVER_TI_CPSW
425 (*prcm)->cm_gmac_gmac_clkctrl,
426#endif
Matt Porter30746262013-10-07 15:52:59 +0530[diff] [blame]427
428#ifdef CONFIG_TI_QSPI
429 (*prcm)->cm_l4per_qspi_clkctrl,
430#endif
Mugunthan V Nd7ced252017-04-07 13:42:00 +0200[diff] [blame]431#ifdef CONFIG_SCSI_AHCI_PLAT
432 (*prcm)->cm_l3init_sata_clkctrl,
433#endif
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]434 0
435 };
436
437 /* Enable optional additional functional clock for GPIO4 */
438 setbits_le32((*prcm)->cm_l4per_gpio4_clkctrl,
439 GPIO4_CLKCTRL_OPTFCLKEN_MASK);
440
441 /* Enable 96 MHz clock for MMC1 & MMC2 */
442 setbits_le32((*prcm)->cm_l3init_hsmmc1_clkctrl,
443 HSMMC_CLKCTRL_CLKSEL_MASK);
444 setbits_le32((*prcm)->cm_l3init_hsmmc2_clkctrl,
445 HSMMC_CLKCTRL_CLKSEL_MASK);
446
447 /* Set the correct clock dividers for mmc */
448 setbits_le32((*prcm)->cm_l3init_hsmmc1_clkctrl,
449 HSMMC_CLKCTRL_CLKSEL_DIV_MASK);
450 setbits_le32((*prcm)->cm_l3init_hsmmc2_clkctrl,
451 HSMMC_CLKCTRL_CLKSEL_DIV_MASK);
452
453 /* Select 32KHz clock as the source of GPTIMER1 */
454 setbits_le32((*prcm)->cm_wkup_gptimer1_clkctrl,
455 GPTIMER1_CLKCTRL_CLKSEL_MASK);
456
457 do_enable_clocks(clk_domains_essential,
458 clk_modules_hw_auto_essential,
459 clk_modules_explicit_en_essential,
460 1);
461
Matt Porter30746262013-10-07 15:52:59 +0530[diff] [blame]462#ifdef CONFIG_TI_QSPI
463 setbits_le32((*prcm)->cm_l4per_qspi_clkctrl, (1<<24));
464#endif
465
Mugunthan V Nd7ced252017-04-07 13:42:00 +0200[diff] [blame]466#ifdef CONFIG_SCSI_AHCI_PLAT
467 /* Enable optional functional clock for SATA */
468 setbits_le32((*prcm)->cm_l3init_sata_clkctrl,
469 SATA_CLKCTRL_OPTFCLKEN_MASK);
470#endif
471
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]472 /* Enable SCRM OPT clocks for PER and CORE dpll */
473 setbits_le32((*prcm)->cm_wkupaon_scrm_clkctrl,
474 OPTFCLKEN_SCRM_PER_MASK);
475 setbits_le32((*prcm)->cm_wkupaon_scrm_clkctrl,
476 OPTFCLKEN_SCRM_CORE_MASK);
477}
478
479void enable_basic_uboot_clocks(void)
480{
481 u32 const clk_domains_essential[] = {
Nishanth Menon813fe9d2016-11-29 15:22:00 +0530[diff] [blame]482#if defined(CONFIG_DRA7XX)
Lokesh Vutlab04038f2015-06-05 15:19:21 +0530[diff] [blame]483 (*prcm)->cm_ipu_clkstctrl,
484#endif
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]485 0
486 };
487
488 u32 const clk_modules_hw_auto_essential[] = {
Lubomir Popov65354032013-04-11 00:08:51 +0000[diff] [blame]489 (*prcm)->cm_l3init_hsusbtll_clkctrl,
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]490 0
491 };
492
493 u32 const clk_modules_explicit_en_essential[] = {
494 (*prcm)->cm_l4per_mcspi1_clkctrl,
495 (*prcm)->cm_l4per_i2c2_clkctrl,
496 (*prcm)->cm_l4per_i2c3_clkctrl,
497 (*prcm)->cm_l4per_i2c4_clkctrl,
Nishanth Menon813fe9d2016-11-29 15:22:00 +0530[diff] [blame]498#if defined(CONFIG_DRA7XX)
Lokesh Vutlab04038f2015-06-05 15:19:21 +0530[diff] [blame]499 (*prcm)->cm_ipu_i2c5_clkctrl,
500#else
Lubomir Popovb36e6092013-04-08 21:49:37 +0000[diff] [blame]501 (*prcm)->cm_l4per_i2c5_clkctrl,
Lokesh Vutlab04038f2015-06-05 15:19:21 +0530[diff] [blame]502#endif
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]503 (*prcm)->cm_l3init_hsusbhost_clkctrl,
504 (*prcm)->cm_l3init_fsusb_clkctrl,
505 0
506 };
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]507 do_enable_clocks(clk_domains_essential,
508 clk_modules_hw_auto_essential,
509 clk_modules_explicit_en_essential,
510 1);
511}
512
Vignesh R92dc6a02015-08-17 13:29:52 +0530[diff] [blame]513#ifdef CONFIG_TI_EDMA3
514void enable_edma3_clocks(void)
515{
516 u32 const clk_domains_edma3[] = {
517 0
518 };
519
520 u32 const clk_modules_hw_auto_edma3[] = {
521 (*prcm)->cm_l3main1_tptc1_clkctrl,
522 (*prcm)->cm_l3main1_tptc2_clkctrl,
523 0
524 };
525
526 u32 const clk_modules_explicit_en_edma3[] = {
527 0
528 };
529
530 do_enable_clocks(clk_domains_edma3,
531 clk_modules_hw_auto_edma3,
532 clk_modules_explicit_en_edma3,
533 1);
534}
535
536void disable_edma3_clocks(void)
537{
538 u32 const clk_domains_edma3[] = {
539 0
540 };
541
542 u32 const clk_modules_disable_edma3[] = {
543 (*prcm)->cm_l3main1_tptc1_clkctrl,
544 (*prcm)->cm_l3main1_tptc2_clkctrl,
545 0
546 };
547
548 do_disable_clocks(clk_domains_edma3,
549 clk_modules_disable_edma3,
550 1);
551}
552#endif
553
Roger Quadros16c97102016-05-23 17:37:47 +0300[diff] [blame]554#if defined(CONFIG_USB_DWC3) || defined(CONFIG_USB_XHCI_OMAP)
Kishon Vijay Abraham If54117d2015-08-19 16:16:25 +0530[diff] [blame]555void enable_usb_clocks(int index)
556{
557 u32 cm_l3init_usb_otg_ss_clkctrl = 0;
558
559 if (index == 0) {
560 cm_l3init_usb_otg_ss_clkctrl =
561 (*prcm)->cm_l3init_usb_otg_ss1_clkctrl;
562 /* Enable 960 MHz clock for dwc3 */
563 setbits_le32((*prcm)->cm_l3init_usb_otg_ss1_clkctrl,
564 OPTFCLKEN_REFCLK960M);
565
Roger Quadrosf1258942016-05-23 17:37:49 +0300[diff] [blame]566 /* Enable 32 KHz clock for USB_PHY1 */
Kishon Vijay Abraham If54117d2015-08-19 16:16:25 +0530[diff] [blame]567 setbits_le32((*prcm)->cm_coreaon_usb_phy1_core_clkctrl,
568 USBPHY_CORE_CLKCTRL_OPTFCLKEN_CLK32K);
Roger Quadrosf1258942016-05-23 17:37:49 +0300[diff] [blame]569
570 /* Enable 32 KHz clock for USB_PHY3 */
571 if (is_dra7xx())
572 setbits_le32((*prcm)->cm_coreaon_usb_phy3_core_clkctrl,
573 USBPHY_CORE_CLKCTRL_OPTFCLKEN_CLK32K);
Kishon Vijay Abraham If54117d2015-08-19 16:16:25 +0530[diff] [blame]574 } else if (index == 1) {
575 cm_l3init_usb_otg_ss_clkctrl =
576 (*prcm)->cm_l3init_usb_otg_ss2_clkctrl;
577 /* Enable 960 MHz clock for dwc3 */
578 setbits_le32((*prcm)->cm_l3init_usb_otg_ss2_clkctrl,
579 OPTFCLKEN_REFCLK960M);
580
581 /* Enable 32 KHz clock for dwc3 */
582 setbits_le32((*prcm)->cm_coreaon_usb_phy2_core_clkctrl,
583 USBPHY_CORE_CLKCTRL_OPTFCLKEN_CLK32K);
584
585 /* Enable 60 MHz clock for USB2PHY2 */
586 setbits_le32((*prcm)->cm_coreaon_l3init_60m_gfclk_clkctrl,
587 L3INIT_CLKCTRL_OPTFCLKEN_60M_GFCLK);
588 }
589
590 u32 const clk_domains_usb[] = {
591 0
592 };
593
594 u32 const clk_modules_hw_auto_usb[] = {
595 (*prcm)->cm_l3init_ocp2scp1_clkctrl,
596 cm_l3init_usb_otg_ss_clkctrl,
597 0
598 };
599
600 u32 const clk_modules_explicit_en_usb[] = {
601 0
602 };
603
604 do_enable_clocks(clk_domains_usb,
605 clk_modules_hw_auto_usb,
606 clk_modules_explicit_en_usb,
607 1);
608}
609
610void disable_usb_clocks(int index)
611{
612 u32 cm_l3init_usb_otg_ss_clkctrl = 0;
613
614 if (index == 0) {
615 cm_l3init_usb_otg_ss_clkctrl =
616 (*prcm)->cm_l3init_usb_otg_ss1_clkctrl;
617 /* Disable 960 MHz clock for dwc3 */
618 clrbits_le32((*prcm)->cm_l3init_usb_otg_ss1_clkctrl,
619 OPTFCLKEN_REFCLK960M);
620
Roger Quadrosf1258942016-05-23 17:37:49 +0300[diff] [blame]621 /* Disable 32 KHz clock for USB_PHY1 */
Kishon Vijay Abraham If54117d2015-08-19 16:16:25 +0530[diff] [blame]622 clrbits_le32((*prcm)->cm_coreaon_usb_phy1_core_clkctrl,
623 USBPHY_CORE_CLKCTRL_OPTFCLKEN_CLK32K);
Roger Quadrosf1258942016-05-23 17:37:49 +0300[diff] [blame]624
625 /* Disable 32 KHz clock for USB_PHY3 */
626 if (is_dra7xx())
627 clrbits_le32((*prcm)->cm_coreaon_usb_phy3_core_clkctrl,
628 USBPHY_CORE_CLKCTRL_OPTFCLKEN_CLK32K);
Kishon Vijay Abraham If54117d2015-08-19 16:16:25 +0530[diff] [blame]629 } else if (index == 1) {
630 cm_l3init_usb_otg_ss_clkctrl =
631 (*prcm)->cm_l3init_usb_otg_ss2_clkctrl;
632 /* Disable 960 MHz clock for dwc3 */
633 clrbits_le32((*prcm)->cm_l3init_usb_otg_ss2_clkctrl,
634 OPTFCLKEN_REFCLK960M);
635
636 /* Disable 32 KHz clock for dwc3 */
637 clrbits_le32((*prcm)->cm_coreaon_usb_phy2_core_clkctrl,
638 USBPHY_CORE_CLKCTRL_OPTFCLKEN_CLK32K);
639
640 /* Disable 60 MHz clock for USB2PHY2 */
641 clrbits_le32((*prcm)->cm_coreaon_l3init_60m_gfclk_clkctrl,
642 L3INIT_CLKCTRL_OPTFCLKEN_60M_GFCLK);
643 }
644
645 u32 const clk_domains_usb[] = {
646 0
647 };
648
649 u32 const clk_modules_disable[] = {
650 (*prcm)->cm_l3init_ocp2scp1_clkctrl,
651 cm_l3init_usb_otg_ss_clkctrl,
652 0
653 };
654
655 do_disable_clocks(clk_domains_usb,
656 clk_modules_disable,
657 1);
658}
659#endif
660
Lokesh Vutlad8ac0502013-02-04 04:22:05 +0000[diff] [blame]661const struct ctrl_ioregs ioregs_omap5430 = {
662 .ctrl_ddrch = DDR_IO_I_34OHM_SR_FASTEST_WD_DQ_NO_PULL_DQS_PULL_DOWN,
663 .ctrl_lpddr2ch = DDR_IO_I_34OHM_SR_FASTEST_WD_CK_CKE_NCS_CA_PULL_DOWN,
664 .ctrl_ddrio_0 = DDR_IO_0_DDR2_DQ_INT_EN_ALL_DDR3_CA_DIS_ALL,
665 .ctrl_ddrio_1 = DDR_IO_1_DQ_OUT_EN_ALL_DQ_INT_EN_ALL,
666 .ctrl_ddrio_2 = DDR_IO_2_CA_OUT_EN_ALL_CA_INT_EN_ALL,
667};
668
669const struct ctrl_ioregs ioregs_omap5432_es1 = {
670 .ctrl_ddrch = DDR_IO_I_40OHM_SR_FAST_WD_DQ_NO_PULL_DQS_NO_PULL,
671 .ctrl_lpddr2ch = 0x0,
672 .ctrl_ddr3ch = DDR_IO_I_40OHM_SR_SLOWEST_WD_DQ_NO_PULL_DQS_NO_PULL,
673 .ctrl_ddrio_0 = DDR_IO_0_VREF_CELLS_DDR3_VALUE,
674 .ctrl_ddrio_1 = DDR_IO_1_VREF_CELLS_DDR3_VALUE,
675 .ctrl_ddrio_2 = DDR_IO_2_VREF_CELLS_DDR3_VALUE,
676 .ctrl_emif_sdram_config_ext = SDRAM_CONFIG_EXT_RD_LVL_11_SAMPLES,
SRICHARAN Re02f5f82013-11-08 17:40:37 +0530[diff] [blame]677 .ctrl_emif_sdram_config_ext_final = SDRAM_CONFIG_EXT_RD_LVL_4_SAMPLES,
Lokesh Vutlad8ac0502013-02-04 04:22:05 +0000[diff] [blame]678};
679
Lokesh Vutla79a9ec72013-02-12 01:33:44 +0000[diff] [blame]680const struct ctrl_ioregs ioregs_omap5432_es2 = {
681 .ctrl_ddrch = DDR_IO_I_40OHM_SR_FAST_WD_DQ_NO_PULL_DQS_NO_PULL_ES2,
682 .ctrl_lpddr2ch = 0x0,
683 .ctrl_ddr3ch = DDR_IO_I_40OHM_SR_SLOWEST_WD_DQ_NO_PULL_DQS_NO_PULL_ES2,
684 .ctrl_ddrio_0 = DDR_IO_0_VREF_CELLS_DDR3_VALUE_ES2,
685 .ctrl_ddrio_1 = DDR_IO_1_VREF_CELLS_DDR3_VALUE_ES2,
686 .ctrl_ddrio_2 = DDR_IO_2_VREF_CELLS_DDR3_VALUE_ES2,
687 .ctrl_emif_sdram_config_ext = SDRAM_CONFIG_EXT_RD_LVL_11_SAMPLES,
SRICHARAN Re02f5f82013-11-08 17:40:37 +0530[diff] [blame]688 .ctrl_emif_sdram_config_ext_final = SDRAM_CONFIG_EXT_RD_LVL_4_SAMPLES,
Lokesh Vutla79a9ec72013-02-12 01:33:44 +0000[diff] [blame]689};
690
Sricharan Rffa98182013-05-30 03:19:39 +0000[diff] [blame]691const struct ctrl_ioregs ioregs_dra7xx_es1 = {
692 .ctrl_ddrch = 0x40404040,
693 .ctrl_lpddr2ch = 0x40404040,
694 .ctrl_ddr3ch = 0x80808080,
Lokesh Vutla07fbc332015-06-03 14:43:27 +0530[diff] [blame]695 .ctrl_ddrio_0 = 0x00094A40,
696 .ctrl_ddrio_1 = 0x04A52000,
Sricharan Rffa98182013-05-30 03:19:39 +0000[diff] [blame]697 .ctrl_ddrio_2 = 0x84210000,
Nishanth Menonf013a3a2015-06-16 08:29:01 -0500[diff] [blame]698 .ctrl_emif_sdram_config_ext = 0x0001C1A7,
699 .ctrl_emif_sdram_config_ext_final = 0x0001C1A7,
Sricharan Rffa98182013-05-30 03:19:39 +0000[diff] [blame]700 .ctrl_ddr_ctrl_ext_0 = 0xA2000000,
701};
702
R Sricharan5a9d4d12014-08-28 12:01:04 +0530[diff] [blame]703const struct ctrl_ioregs ioregs_dra72x_es1 = {
704 .ctrl_ddrch = 0x40404040,
705 .ctrl_lpddr2ch = 0x40404040,
706 .ctrl_ddr3ch = 0x60606080,
Lokesh Vutla07fbc332015-06-03 14:43:27 +0530[diff] [blame]707 .ctrl_ddrio_0 = 0x00094A40,
708 .ctrl_ddrio_1 = 0x04A52000,
R Sricharan5a9d4d12014-08-28 12:01:04 +0530[diff] [blame]709 .ctrl_ddrio_2 = 0x84210000,
Nishanth Menonf013a3a2015-06-16 08:29:01 -0500[diff] [blame]710 .ctrl_emif_sdram_config_ext = 0x0001C1A7,
711 .ctrl_emif_sdram_config_ext_final = 0x0001C1A7,
R Sricharan5a9d4d12014-08-28 12:01:04 +0530[diff] [blame]712 .ctrl_ddr_ctrl_ext_0 = 0xA2000000,
713};
714
Nishanth Menon32699972016-03-15 18:09:12 -0500[diff] [blame]715const struct ctrl_ioregs ioregs_dra72x_es2 = {
716 .ctrl_ddrch = 0x40404040,
717 .ctrl_lpddr2ch = 0x40404040,
718 .ctrl_ddr3ch = 0x60606060,
719 .ctrl_ddrio_0 = 0x00094A40,
720 .ctrl_ddrio_1 = 0x00000000,
721 .ctrl_ddrio_2 = 0x00000000,
722 .ctrl_emif_sdram_config_ext = 0x0001C1A7,
723 .ctrl_emif_sdram_config_ext_final = 0x0001C1A7,
724 .ctrl_ddr_ctrl_ext_0 = 0xA2000000,
725};
726
Felipe Balbi449a4372014-11-06 08:28:48 -0600[diff] [blame]727void __weak hw_data_init(void)
SRICHARAN Rfb6aa1f2013-02-04 04:22:00 +0000[diff] [blame]728{
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]729 u32 omap_rev = omap_revision();
730
731 switch (omap_rev) {
732
733 case OMAP5430_ES1_0:
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]734 case OMAP5432_ES1_0:
735 *prcm = &omap5_es1_prcm;
736 *dplls_data = &omap5_dplls_es1;
SRICHARAN Ra04ed142013-02-12 01:33:43 +0000[diff] [blame]737 *omap_vcores = &omap5430_volts;
Lokesh Vutlaf120cef2013-02-12 21:29:06 +0000[diff] [blame]738 *ctrl = &omap5_ctrl;
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]739 break;
740
SRICHARAN R06ebff42013-02-12 01:33:42 +0000[diff] [blame]741 case OMAP5430_ES2_0:
742 case OMAP5432_ES2_0:
743 *prcm = &omap5_es2_prcm;
SRICHARAN Ra04ed142013-02-12 01:33:43 +0000[diff] [blame]744 *dplls_data = &omap5_dplls_es2;
745 *omap_vcores = &omap5430_volts_es2;
Lokesh Vutlaf120cef2013-02-12 21:29:06 +0000[diff] [blame]746 *ctrl = &omap5_ctrl;
SRICHARAN R06ebff42013-02-12 01:33:42 +0000[diff] [blame]747 break;
748
Praneeth Bajjuri9b21ff42017-08-21 12:50:52 +0530[diff] [blame]749 case DRA762_ES1_0:
750 *prcm = &dra7xx_prcm;
751 *dplls_data = &dra76x_dplls;
752 *ctrl = &dra7xx_ctrl;
753 break;
754
Lokesh Vutla15c2c702013-02-17 23:33:37 +0000[diff] [blame]755 case DRA752_ES1_0:
Nishanth Menon60475ff2014-01-14 10:54:42 -0600[diff] [blame]756 case DRA752_ES1_1:
Nishanth Menon4de16682015-08-13 09:50:58 -0500[diff] [blame]757 case DRA752_ES2_0:
Lokesh Vutla15c2c702013-02-17 23:33:37 +0000[diff] [blame]758 *prcm = &dra7xx_prcm;
Lokesh Vutla5e70e292013-02-12 21:29:05 +0000[diff] [blame]759 *dplls_data = &dra7xx_dplls;
Lokesh Vutlaf120cef2013-02-12 21:29:06 +0000[diff] [blame]760 *ctrl = &dra7xx_ctrl;
Lokesh Vutla15c2c702013-02-17 23:33:37 +0000[diff] [blame]761 break;
762
Lokesh Vutla95d11162014-05-15 11:08:40 +0530[diff] [blame]763 case DRA722_ES1_0:
Ravi Babuaf9af442016-03-15 18:09:11 -0500[diff] [blame]764 case DRA722_ES2_0:
Lokesh Vutla95d11162014-05-15 11:08:40 +0530[diff] [blame]765 *prcm = &dra7xx_prcm;
R Sricharan5a9d4d12014-08-28 12:01:04 +0530[diff] [blame]766 *dplls_data = &dra72x_dplls;
Lokesh Vutla95d11162014-05-15 11:08:40 +0530[diff] [blame]767 *ctrl = &dra7xx_ctrl;
768 break;
769
SRICHARAN R1a79cab2013-02-04 04:22:01 +0000[diff] [blame]770 default:
771 printf("\n INVALID OMAP REVISION ");
772 }
SRICHARAN Rfb6aa1f2013-02-04 04:22:00 +0000[diff] [blame]773}
Lokesh Vutlad8ac0502013-02-04 04:22:05 +0000[diff] [blame]774
775void get_ioregs(const struct ctrl_ioregs **regs)
776{
777 u32 omap_rev = omap_revision();
778
779 switch (omap_rev) {
780 case OMAP5430_ES1_0:
Lokesh Vutla79a9ec72013-02-12 01:33:44 +0000[diff] [blame]781 case OMAP5430_ES2_0:
Lokesh Vutlad8ac0502013-02-04 04:22:05 +0000[diff] [blame]782 *regs = &ioregs_omap5430;
Sricharan Rffa98182013-05-30 03:19:39 +0000[diff] [blame]783 break;
Lokesh Vutlad8ac0502013-02-04 04:22:05 +0000[diff] [blame]784 case OMAP5432_ES1_0:
785 *regs = &ioregs_omap5432_es1;
Sricharan Rffa98182013-05-30 03:19:39 +0000[diff] [blame]786 break;
Lokesh Vutla79a9ec72013-02-12 01:33:44 +0000[diff] [blame]787 case OMAP5432_ES2_0:
788 *regs = &ioregs_omap5432_es2;
Sricharan Rffa98182013-05-30 03:19:39 +0000[diff] [blame]789 break;
790 case DRA752_ES1_0:
Nishanth Menon60475ff2014-01-14 10:54:42 -0600[diff] [blame]791 case DRA752_ES1_1:
Nishanth Menon4de16682015-08-13 09:50:58 -0500[diff] [blame]792 case DRA752_ES2_0:
Lokesh Vutla6f1038f2017-08-21 12:50:55 +0530[diff] [blame^]793 case DRA762_ES1_0:
Sricharan Rffa98182013-05-30 03:19:39 +0000[diff] [blame]794 *regs = &ioregs_dra7xx_es1;
795 break;
R Sricharan5a9d4d12014-08-28 12:01:04 +0530[diff] [blame]796 case DRA722_ES1_0:
797 *regs = &ioregs_dra72x_es1;
798 break;
Nishanth Menon32699972016-03-15 18:09:12 -0500[diff] [blame]799 case DRA722_ES2_0:
800 *regs = &ioregs_dra72x_es2;
801 break;
Lokesh Vutlad8ac0502013-02-04 04:22:05 +0000[diff] [blame]802
803 default:
804 printf("\n INVALID OMAP REVISION ");
805 }
806}