| commit | 5e70e29643741113a7d9866558fc87eb932c689e | [log] [tgz] |
|---|---|---|
| author | Lokesh Vutla <lokeshvutla@ti.com> | Tue Feb 12 21:29:05 2013 +0000 |
| committer | Tom Rini <trini@ti.com> | Mon Mar 11 11:06:11 2013 -0400 |
| tree | cd8c94874ac1a497b86528f009434e7dd80a206f | |
| parent | 15c2c704ddf7df24f3bace4ebc2671988601e647 [diff] |
arm: dra7xx: clock: Add the dplls data A new DPLL DDR is added in DRA7XX socs. Now clocks to EMIF CD is from DPLL DDR. So DPLL DDR should be locked before initializing RAM. Also adding other dpll data which are different from OMAP5 ES2.0. SYS_CLK running at 20MHz is introduced in DRA7xx socs. Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com> Signed-off-by: R Sricharan <r.sricharan@ti.com> Reviewed-by: Tom Rini <trini@ti.com>