Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
677bc341677bb71508bb8c004c4fcfe71488371e
/
plat
/
intel
/
soc
53aa28c
refactor: fix common misspelling of init*
by Harrison Mutai
· Wed Mar 20 11:38:07 2024 +0000
5436c68
fix(intel): update nand driver to match GHRD design
by Girisha Dengi
· Wed Nov 15 13:39:10 2023 +0800
d6cede3
Merge "feat(intel): enable SDMMC frontdoor load for ATF->Linux" into integration
by Sandrine Bailleux
· Fri Jan 19 11:08:14 2024 +0100
c271599
feat(intel): enable query of fip offset on RSU
by Mahesh Rao
· Tue Aug 22 17:26:23 2023 +0800
01c564b
feat(intel): support query of fip offset using RSU
by Mahesh Rao
· Tue Aug 22 17:22:24 2023 +0800
961f7f1
Merge "feat(intel): support wipe DDR after calibration" into integration
by Sandrine Bailleux
· Wed Jan 10 14:49:27 2024 +0100
0360c62
Merge "fix(intel): update from INFO to VERBOSE when print debug message" into integration
by Sandrine Bailleux
· Wed Jan 10 14:45:59 2024 +0100
7a22863
Merge changes Id85b2541,I4d253e2f into integration
by Sandrine Bailleux
· Wed Jan 10 13:54:11 2024 +0100
d20b9d6
Merge "fix(intel): update fcs crypto init code to check for mode" into integration
by Sandrine Bailleux
· Wed Jan 10 13:41:44 2024 +0100
c697fd5
Merge changes I548e3034,I65c7fd1b,I1cdacc0f,If9ac35af into integration
by Sandrine Bailleux (on vacation)
· Wed Dec 27 11:21:09 2023 +0100
76c51fd
fix(intel): update from INFO to VERBOSE when print debug message
by Sieu Mun Tang
· Fri Nov 17 14:02:54 2023 +0800
477aef4
feat(intel): support wipe DDR after calibration
by Jit Loon Lim
· Mon Aug 14 13:12:01 2023 +0800
6e0e1b5
fix(intel): update system counter back to 400MHz
by Sieu Mun Tang
· Fri Dec 22 11:30:46 2023 +0800
60f7fb8
fix(intel): revert back to use L4 clock
by Sieu Mun Tang
· Fri Dec 22 11:12:17 2023 +0800
334ea37
feat(intel): support QSPI ECC Linux for Agilex
by Sieu Mun Tang
· Fri Dec 22 00:43:57 2023 +0800
fe91ca3
feat(intel): support QSPI ECC Linux for N5X
by Jit Loon Lim
· Wed Oct 18 16:19:18 2023 +0800
0cd0954
feat(intel): support QSPI ECC Linux for Stratix10
by Jit Loon Lim
· Wed Oct 18 16:19:27 2023 +0800
6e42279
feat(intel): add in QSPI ECC for Linux
by Jit Loon Lim
· Thu Sep 07 16:44:07 2023 +0800
eede099
fix(intel): add HPS remapper to remap base address for SDM
by Sieu Mun Tang
· Fri Dec 22 00:26:42 2023 +0800
e7ab132
Merge "fix(intel): fix hardcoded mpu frequency ticks" into integration
by Sandrine Bailleux
· Tue Dec 19 16:12:59 2023 +0100
8995426
Merge "fix(intel): bl31 overwrite OCRAM configuration" into integration
by Sandrine Bailleux
· Tue Dec 19 16:07:22 2023 +0100
1bb0ee0
Merge "fix(intel): update DDR range checking for Agilex5" into integration
by Sandrine Bailleux
· Tue Dec 19 15:32:06 2023 +0100
deb053c
Merge "fix(intel): update fcs functions to check ddr range" into integration
by Sandrine Bailleux
· Tue Dec 19 14:26:28 2023 +0100
f72b96d
Merge "feat(intel): support SDM mailbox safe inject seu error for Linux" into integration
by Manish Pandey
· Mon Dec 18 18:39:10 2023 +0100
c5a3e3a
feat(intel): enable SDMMC frontdoor load for ATF->Linux
by Jit Loon Lim
· Mon Oct 16 00:19:34 2023 +0800
ffa06e7
fix(intel): fix hardcoded mpu frequency ticks
by Jit Loon Lim
· Fri Jul 07 17:15:26 2023 +0800
b46c869
feat(intel): support SDM mailbox safe inject seu error for Linux
by Jit Loon Lim
· Wed Sep 20 14:00:41 2023 +0800
fc4a017
fix(intel): update DDR range checking for Agilex5
by Sieu Mun Tang
· Mon Sep 25 22:30:34 2023 +0800
c0dc40e
fix(intel): update fcs functions to check ddr range
by Jit Loon Lim
· Fri Nov 17 10:36:30 2023 +0800
231ca5c
fix(intel): update fcs crypto init code to check for mode
by Jit Loon Lim
· Wed Sep 13 09:25:59 2023 +0800
05a020f
Merge "fix(intel): update HPS bridges for Agilex5 SoC FPGA" into integration
by Sandrine Bailleux
· Wed Dec 06 11:36:05 2023 +0100
e3eb943
Merge "fix(intel): read QSPI bank buffer data in bytes" into integration
by Manish Pandey
· Tue Nov 28 22:46:29 2023 +0100
612eeb0
Merge "fix(intel): temporarily workaround for Zephyr SMP" into integration
by Manish Pandey
· Tue Nov 28 22:46:04 2023 +0100
94f4418
Merge "feat(intel): restructure watchdog" into integration
by Manish Pandey
· Tue Nov 28 22:45:38 2023 +0100
ed27523
Merge "fix(intel): update individual return result for hps and fpga bridges" into integration
by Manish Pandey
· Mon Nov 27 16:39:04 2023 +0100
e8bffd9
Merge "feat(intel): increase bl2 size limit" into integration
by Manish Pandey
· Mon Nov 27 16:38:45 2023 +0100
c199e0a
Merge "fix(intel): update stream id to non-secure for SDM" into integration
by Manish Pandey
· Mon Nov 27 16:38:24 2023 +0100
c74c9f7
Merge "fix(intel): revert sys counter to 400MHz" into integration
by Manish Pandey
· Mon Nov 27 16:37:55 2023 +0100
07101ec
fix(intel): read QSPI bank buffer data in bytes
by Girisha Dengi
· Thu Oct 12 21:27:23 2023 +0800
d5f8a23
fix(intel): bl31 overwrite OCRAM configuration
by Jit Loon Lim
· Thu Oct 19 11:04:51 2023 +0800
0c054e5
fix(intel): update individual return result for hps and fpga bridges
by Jit Loon Lim
· Mon Oct 16 07:57:58 2023 +0800
f6186b2
feat(intel): increase bl2 size limit
by Jit Loon Lim
· Wed Sep 27 11:02:45 2023 +0800
5dac95d
fix(intel): update stream id to non-secure for SDM
by Sieu Mun Tang
· Fri Sep 15 15:13:46 2023 +0800
6be3c34
fix(intel): revert sys counter to 400MHz
by Jit Loon Lim
· Mon Sep 04 14:44:29 2023 +0800
b35f68a
fix(intel): update HPS bridges for Agilex5 SoC FPGA
by Sieu Mun Tang
· Mon Oct 16 00:15:38 2023 +0800
33a0de7
fix(intel): temporarily workaround for Zephyr SMP
by Sieu Mun Tang
· Tue Aug 01 13:43:26 2023 +0800
9da7620
fix(intel): update boot scratch cold register to use cold 8
by Jit Loon Lim
· Sat Jun 10 00:04:49 2023 +0800
6284537
feat(intel): restructure watchdog
by Sieu Mun Tang
· Fri Jun 09 23:33:36 2023 +0800
ef2b295
chore: remove MULTI_CONSOLE_API references
by Michal Simek
· Tue Sep 12 15:26:42 2023 +0200
2b3ac0b
fix(intel): resolved coverity checking
by Sieu Mun Tang
· Sat Jul 08 02:30:08 2023 +0800
4c249f1
feat(intel): platform enablement for Agilex5 SoC FPGA
by Jit Loon Lim
· Wed May 17 12:26:11 2023 +0800
17d0762
feat(intel): ccu driver for Agilex5 SoC FPGA
by Jit Loon Lim
· Wed May 17 12:26:11 2023 +0800
7768a66
feat(intel): vab support for Agilex5 SoC FPGA
by Jit Loon Lim
· Wed May 17 12:26:11 2023 +0800
a7f5494
feat(intel): sdmmc/nand/combo-phy/qspi driver for Agilex5 SoC FPGA
by Jit Loon Lim
· Wed May 17 12:26:11 2023 +0800
55bf238
feat(intel): ddr driver for Agilex5 SoC FPGA
by Jit Loon Lim
· Wed May 17 12:26:11 2023 +0800
dc90a2b
feat(intel): power manager for Agilex5 SoC FPGA
by Jit Loon Lim
· Wed May 17 12:26:11 2023 +0800
b24dddf
feat(intel): cold/warm reset and smp support for Agilex5 SoC FPGA
by Jit Loon Lim
· Wed May 17 12:26:11 2023 +0800
86733dd
feat(intel): reset manager support for Agilex5 SoC FPGA
by Jit Loon Lim
· Wed May 17 12:26:11 2023 +0800
7787efe
feat(intel): mailbox and SMC support for Agilex5 SoC FPGA
by Jit Loon Lim
· Wed May 17 12:26:11 2023 +0800
5e76874
feat(intel): system manager support for Agilex5 SoC FPGA
by Jit Loon Lim
· Wed May 17 12:26:11 2023 +0800
44d1e06
feat(intel): memory controller support for Agilex5 SoC FPGA
by Jit Loon Lim
· Wed May 17 12:26:11 2023 +0800
10c0a36
feat(intel): clock manager support for Agilex5 SoC FPGA
by Jit Loon Lim
· Wed May 17 12:26:11 2023 +0800
904b2e2
feat(intel): mmc support for Agilex5 SoC FPGA
by Jit Loon Lim
· Wed May 17 12:26:11 2023 +0800
5080606
feat(intel): uart support for Agilex5 SoC FPGA
by Jit Loon Lim
· Wed May 17 12:26:11 2023 +0800
8bb9193
feat(intel): pinmux, peripheral and Handoff support for Agilex5 SoC FPGA
by Jit Loon Lim
· Wed May 17 12:26:11 2023 +0800
8eb61b7
fix(intel): fix ncore ccu snoop dvm enable bug
by Jit Loon Lim
· Sat Jun 10 00:13:44 2023 +0800
1e1c8c4
feat(intel): add intel_rsu_update() to sip_svc_v2
by Mahesh Rao
· Tue May 23 14:33:45 2023 +0800
f3662dd
Merge "fix(intel): update checking for memcpy and memset" into integration
by Sandrine Bailleux
· Wed May 24 08:31:09 2023 +0200
709a519
Merge changes I38545567,I2f52d3ea into integration
by Sandrine Bailleux
· Tue May 23 17:43:00 2023 +0200
28c1c78
feat(intel): restructure sys mgr for S10/N5X
by Jit Loon Lim
· Wed May 17 12:26:11 2023 +0800
86f6fb3
feat(intel): restructure sys mgr for Agilex
by Jit Loon Lim
· Wed May 17 12:26:11 2023 +0800
581ad47
fix(intel): update checking for memcpy and memset
by Jit Loon Lim
· Wed May 17 12:26:11 2023 +0800
2bee173
feat(intel): setup SEU ERR read interface for FP8
by Jit Loon Lim
· Wed May 17 12:26:11 2023 +0800
2be03c0
fix(tree): correct some typos
by Elyes Haouas
· Mon Feb 13 09:14:48 2023 +0100
a9fca83
fix(intel): fix Agilex and N5X clock manager to main PLL C0
by Jit Loon Lim
· Thu Dec 22 21:52:36 2022 +0800
f48707a
feat(intel): implement timer init divider via CPU frequency for N5X
by Sieu Mun Tang
· Thu Jun 23 18:05:02 2022 +0800
7eb05ed
Merge "feat(intel): fix bridge disable and reset" into integration
by Sandrine Bailleux
· Wed Apr 12 08:32:56 2023 +0200
55fc120
Merge "fix(intel): update boot scratch to indicate to Uboot is PSCI ON" into integration
by Sandrine Bailleux
· Tue Apr 11 09:39:11 2023 +0200
21165ab
fix(intel): flash dcache before mmio read
by Jit Loon Lim
· Mon Mar 27 15:19:53 2023 +0800
73d0384
fix(intel): fix the pointer of block memory to fill in and bytes being set
by Sieu Mun Tang
· Tue Mar 21 15:11:08 2023 +0800
fda03c9
feat(intel): fix bridge disable and reset
by Ang Tien Sung
· Mon Mar 13 09:32:40 2023 +0800
44c61fc
fix(intel): update boot scratch to indicate to Uboot is PSCI ON
by Jit Loon Lim
· Thu Mar 02 13:38:53 2023 +0800
11b9b49
refactor(build): distinguish BL2 as TF-A entry point and BL2 running at EL3
by Arvind Ram Prakash
· Tue Nov 22 14:41:00 2022 -0600
2757de7
Merge "fix(intel): add mailbox error return status for FCS_DECRYPTION" into integration
by Sandrine Bailleux
· Mon Dec 19 08:37:23 2022 +0100
6c7f0c7
fix(intel): add mailbox error return status for FCS_DECRYPTION
by Sieu Mun Tang
· Sun Dec 04 01:43:35 2022 +0800
12fd5ed
fix(intel): missing NCORE CCU snoop filter fix in BL2
by Jit Loon Lim
· Thu Nov 10 22:08:13 2022 +0800
fc2e956
Merge "feat(intel): extending to support SMMU in FCS" into integration
by Sandrine Bailleux
· Tue Dec 06 17:27:17 2022 +0100
3c4e5ab
Merge "fix(intel): fix fcs_client crashed when increased param size" into integration
by Sandrine Bailleux
· Tue Dec 06 17:27:07 2022 +0100
585cf6d
Merge changes Ia8f1471a,I6b95c19d into integration
by Sandrine Bailleux
· Tue Dec 06 17:26:22 2022 +0100
6f9a4cc
fix(intel): fix fcs_client crashed when increased param size
by Jit Loon Lim
· Tue Sep 13 10:24:04 2022 +0800
bd8da63
feat(intel): extending to support SMMU in FCS
by Sieu Mun Tang
· Wed Sep 28 15:58:28 2022 +0800
71675eb
Merge "fix(intel): fix print out ERROR when encounter SEU_Err" into integration
by Sandrine Bailleux
· Mon Nov 28 15:08:25 2022 +0100
080457f
Merge changes I8667f362,Ia0bd832c into integration
by Sandrine Bailleux
· Mon Nov 28 15:07:11 2022 +0100
c2cc18f
Merge "fix(intel): fix sp_timer0 is not disabled in firewall on Agilex" into integration
by Sandrine Bailleux
· Mon Nov 28 15:03:16 2022 +0100
7501681
fix(intel): agilex bitstream pre-authenticate
by Jit Loon Lim
· Thu Nov 03 20:03:37 2022 +0800
dd96d8f
fix(intel): mailbox store QSPI ref clk in scratch reg
by Jit Loon Lim
· Fri Aug 19 13:40:17 2022 +0200
15d4edb
fix(intel): remove checking on TEMP and VOLT checking for HWMON
by Jit Loon Lim
· Thu Oct 06 10:52:40 2022 +0800
746ca17
fix(intel): fix sp_timer0 is not disabled in firewall on Agilex
by Jit Loon Lim
· Tue Sep 20 10:41:37 2022 +0800
b9ae467
feat(intel): setup FPGA interface for Agilex
by Jit Loon Lim
· Wed Jun 15 14:59:33 2022 +0200
a3e5635
fix(intel): fix pinmux handoff bug on Agilex
by Jit Loon Lim
· Thu Jun 16 22:54:01 2022 +0200
Next »