Blame - arch/arm/cpu/armv7/ls102xa/Kconfig - filogic/uboot

blob: 20e2b1a50abf77b614a8c80fbff1297125e5a2b7 [file] [log] [blame]

York Sun	149eb33	2016-09-26 08:09:27 -0700	[diff] [blame]	1	config ARCH_LS1021A
York Sun	fcd0e74	2016-10-04 14:31:47 -0700	[diff] [blame]	2	bool
York Sun	1dc61ca	2016-12-28 08:43:41 -0800	[diff] [blame]	3	select SYS_FSL_ERRATUM_A008378
				4	select SYS_FSL_ERRATUM_A008407
Ran Wang	373a7b0	2017-09-04 18:46:54 +0800	[diff] [blame]	5	select SYS_FSL_ERRATUM_A008997
Ran Wang	2eb4898	2017-09-04 18:46:55 +0800	[diff] [blame^]	6	select SYS_FSL_ERRATUM_A009007
Ran Wang	1509c8a	2017-09-04 18:46:52 +0800	[diff] [blame]	7	select SYS_FSL_ERRATUM_A009008
York Sun	1dc61ca	2016-12-28 08:43:41 -0800	[diff] [blame]	8	select SYS_FSL_ERRATUM_A009663
Ran Wang	d2b711b7	2017-09-04 18:46:53 +0800	[diff] [blame]	9	select SYS_FSL_ERRATUM_A009798
York Sun	1dc61ca	2016-12-28 08:43:41 -0800	[diff] [blame]	10	select SYS_FSL_ERRATUM_A009942
York Sun	149eb33	2016-09-26 08:09:27 -0700	[diff] [blame]	11	select SYS_FSL_ERRATUM_A010315
Ashish Kumar	1123406	2017-08-11 11:09:14 +0530	[diff] [blame]	12	select SYS_FSL_HAS_CCI400
York Sun	6b62ef0	2016-10-04 18:01:34 -0700	[diff] [blame]	13	select SYS_FSL_SRDS_1
				14	select SYS_HAS_SERDES
York Sun	d297d39	2016-12-28 08:43:40 -0800	[diff] [blame]	15	select SYS_FSL_DDR_BE if SYS_FSL_DDR
				16	select SYS_FSL_DDR_VER_50 if SYS_FSL_DDR
				17	select SYS_FSL_HAS_DDR3 if SYS_FSL_DDR
				18	select SYS_FSL_HAS_DDR4 if SYS_FSL_DDR
York Sun	92c36e2	2016-12-28 08:43:30 -0800	[diff] [blame]	19	select SYS_FSL_HAS_SEC
				20	select SYS_FSL_SEC_COMPAT_5
York Sun	fa419942	2016-12-28 08:43:31 -0800	[diff] [blame]	21	select SYS_FSL_SEC_LE
Simon Glass	0e5faf0	2017-06-14 21:28:21 -0600	[diff] [blame]	22	imply SCSI
Simon Glass	c88a09a	2017-08-04 16:34:34 -0600	[diff] [blame]	23	imply CMD_PCI
York Sun	4de7e93	2016-09-26 08:09:29 -0700	[diff] [blame]	24
York Sun	4dd8c61	2016-10-04 14:31:48 -0700	[diff] [blame]	25	menu "LS102xA architecture"
				26	depends on ARCH_LS1021A
				27
Hou Zhiqiang	d553bf2	2016-12-13 14:54:24 +0800	[diff] [blame]	28	config FSL_PCIE_COMPAT
				29	string "PCIe compatible of Kernel DT"
				30	depends on PCIE_LAYERSCAPE
				31	default "fsl,ls1021a-pcie" if ARCH_LS1021A
				32	help
				33	This compatible is used to find pci controller node in Kernel DT
				34	to complete fixup.
				35
York Sun	4de7e93	2016-09-26 08:09:29 -0700	[diff] [blame]	36	config LS1_DEEP_SLEEP
York Sun	fcd0e74	2016-10-04 14:31:47 -0700	[diff] [blame]	37	bool "Deep sleep"
				38	depends on ARCH_LS1021A
York Sun	4dd8c61	2016-10-04 14:31:48 -0700	[diff] [blame]	39
York Sun	f188d22	2016-10-04 14:45:01 -0700	[diff] [blame]	40	config MAX_CPUS
				41	int "Maximum number of CPUs permitted for LS102xA"
				42	depends on ARCH_LS1021A
				43	default 2
				44	help
				45	Set this number to the maximum number of possible CPUs in the SoC.
				46	SoCs may have multiple clusters with each cluster may have multiple
				47	ports. If some ports are reserved but higher ports are used for
				48	cores, count the reserved ports. This will allocate enough memory
				49	in spin table to properly handle all cores.
				50
York Sun	dfa93a9	2016-12-02 09:31:43 -0800	[diff] [blame]	51	config SECURE_BOOT
				52	bool "Secure Boot"
				53	help
				54	Enable Freescale Secure Boot feature. Normally selected
				55	by defconfig. If unsure, do not change.
				56
Ashish Kumar	1123406	2017-08-11 11:09:14 +0530	[diff] [blame]	57	config SYS_CCI400_OFFSET
				58	hex "Offset for CCI400 base"
				59	depends on SYS_FSL_HAS_CCI400
				60	default 0x180000
				61	help
				62	Offset for CCI400 base.
				63	CCI400 base addr = CCSRBAR + CCI400_OFFSET
				64
Ran Wang	373a7b0	2017-09-04 18:46:54 +0800	[diff] [blame]	65	config SYS_FSL_ERRATUM_A008997
				66	bool
				67	help
				68	Workaround for USB PHY erratum A008997
				69
Ran Wang	2eb4898	2017-09-04 18:46:55 +0800	[diff] [blame^]	70	config SYS_FSL_ERRATUM_A009007
				71	bool
				72	help
				73	Workaround for USB PHY erratum A009007
				74
Ran Wang	1509c8a	2017-09-04 18:46:52 +0800	[diff] [blame]	75	config SYS_FSL_ERRATUM_A009008
				76	bool
				77	help
				78	Workaround for USB PHY erratum A009008
				79
Ran Wang	d2b711b7	2017-09-04 18:46:53 +0800	[diff] [blame]	80	config SYS_FSL_ERRATUM_A009798
				81	bool
				82	help
				83	Workaround for USB PHY erratum A009798
				84
York Sun	4dd8c61	2016-10-04 14:31:48 -0700	[diff] [blame]	85	config SYS_FSL_ERRATUM_A010315
				86	bool "Workaround for PCIe erratum A010315"
				87
Ashish Kumar	1123406	2017-08-11 11:09:14 +0530	[diff] [blame]	88	config SYS_FSL_HAS_CCI400
				89	bool
				90
York Sun	6b62ef0	2016-10-04 18:01:34 -0700	[diff] [blame]	91	config SYS_FSL_SRDS_1
				92	bool
				93
				94	config SYS_FSL_SRDS_2
				95	bool
				96
				97	config SYS_HAS_SERDES
				98	bool
York Sun	f64fc5c	2016-10-04 18:04:37 -0700	[diff] [blame]	99
York Sun	e7310a3	2016-10-04 14:45:54 -0700	[diff] [blame]	100	config SYS_FSL_IFC_BANK_COUNT
				101	int "Maximum banks of Integrated flash controller"
				102	depends on ARCH_LS1021A
				103	default 8
				104
York Sun	1dc61ca	2016-12-28 08:43:41 -0800	[diff] [blame]	105	config SYS_FSL_ERRATUM_A008407
				106	bool
				107
York Sun	4dd8c61	2016-10-04 14:31:48 -0700	[diff] [blame]	108	endmenu