blob: 5e7254e5c5bca7082fe9bb3a23452a50f2ca710d [file] [log] [blame]
Soren Brinkmann76fcae32016-03-06 20:16:27 -08001/*
Mounika Grace Akula591ad4d2019-01-09 17:38:13 +05302 * Copyright (c) 2014-2019, ARM Limited and Contributors. All rights reserved.
Soren Brinkmann76fcae32016-03-06 20:16:27 -08003 *
dp-armfa3cf0b2017-05-03 09:38:09 +01004 * SPDX-License-Identifier: BSD-3-Clause
Soren Brinkmann76fcae32016-03-06 20:16:27 -08005 */
6
Antonio Nino Diaz5eb88372018-11-08 10:20:19 +00007#ifndef ZYNQMP_DEF_H
8#define ZYNQMP_DEF_H
Soren Brinkmann76fcae32016-03-06 20:16:27 -08009
Manish V Badarkhe55861512020-03-27 13:25:51 +000010#include <plat/arm/common/smccc_def.h>
Antonio Nino Diaze0f90632018-12-14 00:18:21 +000011#include <plat/common/common_def.h>
Soren Brinkmann76fcae32016-03-06 20:16:27 -080012
Soren Brinkmann99c0d7b2016-06-10 09:57:14 -070013#define ZYNQMP_CONSOLE_ID_cadence 1
14#define ZYNQMP_CONSOLE_ID_cadence0 1
15#define ZYNQMP_CONSOLE_ID_cadence1 2
16#define ZYNQMP_CONSOLE_ID_dcc 3
17
18#define ZYNQMP_CONSOLE_IS(con) (ZYNQMP_CONSOLE_ID_ ## con == ZYNQMP_CONSOLE)
19
Soren Brinkmann76fcae32016-03-06 20:16:27 -080020/* Firmware Image Package */
21#define ZYNQMP_PRIMARY_CPU 0
22
23/* Memory location options for Shared data and TSP in ZYNQMP */
24#define ZYNQMP_IN_TRUSTED_SRAM 0
25#define ZYNQMP_IN_TRUSTED_DRAM 1
26
27/*******************************************************************************
28 * ZYNQMP memory map related constants
29 ******************************************************************************/
Soren Brinkmann76fcae32016-03-06 20:16:27 -080030/* Aggregate of all devices in the first GB */
Jolly Shah69fb5bf2018-02-07 16:25:41 -080031#define DEVICE0_BASE U(0xFF000000)
32#define DEVICE0_SIZE U(0x00E00000)
33#define DEVICE1_BASE U(0xF9000000)
34#define DEVICE1_SIZE U(0x00800000)
Soren Brinkmann76fcae32016-03-06 20:16:27 -080035
36/* For cpu reset APU space here too 0xFE5F1000 CRF_APB*/
Jolly Shah69fb5bf2018-02-07 16:25:41 -080037#define CRF_APB_BASE U(0xFD1A0000)
38#define CRF_APB_SIZE U(0x00600000)
39#define CRF_APB_CLK_BASE U(0xFD1A0020)
Soren Brinkmann76fcae32016-03-06 20:16:27 -080040
41/* CRF registers and bitfields */
42#define CRF_APB_RST_FPD_APU (CRF_APB_BASE + 0X00000104)
43
Jolly Shah69fb5bf2018-02-07 16:25:41 -080044#define CRF_APB_RST_FPD_APU_ACPU_RESET (U(1) << 0)
45#define CRF_APB_RST_FPD_APU_ACPU_PWRON_RESET (U(1) << 10)
Soren Brinkmann76fcae32016-03-06 20:16:27 -080046
47/* CRL registers and bitfields */
Jolly Shah69fb5bf2018-02-07 16:25:41 -080048#define CRL_APB_BASE U(0xFF5E0000)
Soren Brinkmannb43d9432016-04-18 11:49:42 -070049#define CRL_APB_BOOT_MODE_USER (CRL_APB_BASE + 0x200)
Soren Brinkmann76fcae32016-03-06 20:16:27 -080050#define CRL_APB_RESET_CTRL (CRL_APB_BASE + 0x218)
Rajan Vaja5529a012018-01-17 02:39:23 -080051#define CRL_APB_RST_LPD_TOP (CRL_APB_BASE + 0x23C)
Siva Durga Prasad Paladugued1d5cb2018-09-04 17:03:25 +053052#define CRL_APB_BOOT_PIN_CTRL (CRL_APB_BASE + U(0x250))
Jolly Shah69fb5bf2018-02-07 16:25:41 -080053#define CRL_APB_CLK_BASE U(0xFF5E0020)
Soren Brinkmann76fcae32016-03-06 20:16:27 -080054
Jolly Shah69fb5bf2018-02-07 16:25:41 -080055#define CRL_APB_RPU_AMBA_RESET (U(1) << 2)
56#define CRL_APB_RPLL_CTRL_BYPASS (U(1) << 3)
Soren Brinkmann76fcae32016-03-06 20:16:27 -080057
Jolly Shah69fb5bf2018-02-07 16:25:41 -080058#define CRL_APB_RESET_CTRL_SOFT_RESET (U(1) << 4)
Soren Brinkmann76fcae32016-03-06 20:16:27 -080059
Jolly Shah69fb5bf2018-02-07 16:25:41 -080060#define CRL_APB_BOOT_MODE_MASK (U(0xf) << 0)
Siva Durga Prasad Paladugued1d5cb2018-09-04 17:03:25 +053061#define CRL_APB_BOOT_PIN_MASK (U(0xf0f) << 0)
62#define CRL_APB_BOOT_DRIVE_PIN_1_SHIFT U(9)
63#define CRL_APB_BOOT_ENABLE_PIN_1_SHIFT U(1)
Jolly Shah16fe5ab2019-01-08 11:16:16 -080064#define CRL_APB_BOOT_ENABLE_PIN_1 (U(0x1) << \
65 CRL_APB_BOOT_ENABLE_PIN_1_SHIFT)
66#define CRL_APB_BOOT_DRIVE_PIN_1 (U(0x1) << \
67 CRL_APB_BOOT_DRIVE_PIN_1_SHIFT)
Jolly Shah69fb5bf2018-02-07 16:25:41 -080068#define ZYNQMP_BOOTMODE_JTAG U(0)
Siva Durga Prasad Paladugued1d5cb2018-09-04 17:03:25 +053069#define ZYNQMP_ULPI_RESET_VAL_HIGH (CRL_APB_BOOT_ENABLE_PIN_1 | \
70 CRL_APB_BOOT_DRIVE_PIN_1)
71#define ZYNQMP_ULPI_RESET_VAL_LOW CRL_APB_BOOT_ENABLE_PIN_1
Soren Brinkmannb43d9432016-04-18 11:49:42 -070072
Soren Brinkmann76fcae32016-03-06 20:16:27 -080073/* system counter registers and bitfields */
74#define IOU_SCNTRS_BASE 0xFF260000
Soren Brinkmann76fcae32016-03-06 20:16:27 -080075#define IOU_SCNTRS_BASEFREQ (IOU_SCNTRS_BASE + 0x20)
76
Soren Brinkmann76fcae32016-03-06 20:16:27 -080077/* APU registers and bitfields */
78#define APU_BASE 0xFD5C0000
79#define APU_CONFIG_0 (APU_BASE + 0x20)
80#define APU_RVBAR_L_0 (APU_BASE + 0x40)
81#define APU_RVBAR_H_0 (APU_BASE + 0x44)
82#define APU_PWRCTL (APU_BASE + 0x90)
83
84#define APU_CONFIG_0_VINITHI_SHIFT 8
85#define APU_0_PWRCTL_CPUPWRDWNREQ_MASK 1
86#define APU_1_PWRCTL_CPUPWRDWNREQ_MASK 2
87#define APU_2_PWRCTL_CPUPWRDWNREQ_MASK 4
88#define APU_3_PWRCTL_CPUPWRDWNREQ_MASK 8
89
90/* PMU registers and bitfields */
91#define PMU_GLOBAL_BASE 0xFFD80000
92#define PMU_GLOBAL_CNTRL (PMU_GLOBAL_BASE + 0)
Michal Simekef8f5592015-06-15 14:22:50 +020093#define PMU_GLOBAL_GEN_STORAGE6 (PMU_GLOBAL_BASE + 0x48)
Soren Brinkmann76fcae32016-03-06 20:16:27 -080094#define PMU_GLOBAL_REQ_PWRUP_STATUS (PMU_GLOBAL_BASE + 0x110)
95#define PMU_GLOBAL_REQ_PWRUP_EN (PMU_GLOBAL_BASE + 0x118)
96#define PMU_GLOBAL_REQ_PWRUP_DIS (PMU_GLOBAL_BASE + 0x11c)
97#define PMU_GLOBAL_REQ_PWRUP_TRIG (PMU_GLOBAL_BASE + 0x120)
98
99#define PMU_GLOBAL_CNTRL_FW_IS_PRESENT (1 << 4)
100
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800101/*******************************************************************************
102 * CCI-400 related constants
103 ******************************************************************************/
104#define PLAT_ARM_CCI_BASE 0xFD6E0000
105#define PLAT_ARM_CCI_CLUSTER0_SL_IFACE_IX 3
106#define PLAT_ARM_CCI_CLUSTER1_SL_IFACE_IX 4
107
108/*******************************************************************************
109 * GIC-400 & interrupt handling related constants
110 ******************************************************************************/
111#define BASE_GICD_BASE 0xF9010000
112#define BASE_GICC_BASE 0xF9020000
113#define BASE_GICH_BASE 0xF9040000
114#define BASE_GICV_BASE 0xF9060000
115
Siva Durga Prasad Paladuguefd431b2018-04-30 20:12:12 +0530116#if ZYNQMP_WDT_RESTART
117#define IRQ_SEC_IPI_APU 67
118#define IRQ_TTC3_1 77
119#define TTC3_BASE_ADDR 0xFF140000
120#define TTC3_INTR_REGISTER_1 (TTC3_BASE_ADDR + 0x54)
121#define TTC3_INTR_ENABLE_1 (TTC3_BASE_ADDR + 0x60)
122#endif
123
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800124#define ARM_IRQ_SEC_PHY_TIMER 29
125
126#define ARM_IRQ_SEC_SGI_0 8
127#define ARM_IRQ_SEC_SGI_1 9
128#define ARM_IRQ_SEC_SGI_2 10
129#define ARM_IRQ_SEC_SGI_3 11
130#define ARM_IRQ_SEC_SGI_4 12
131#define ARM_IRQ_SEC_SGI_5 13
132#define ARM_IRQ_SEC_SGI_6 14
133#define ARM_IRQ_SEC_SGI_7 15
134
135#define MAX_INTR_EL3 128
136
137/*******************************************************************************
138 * UART related constants
139 ******************************************************************************/
140#define ZYNQMP_UART0_BASE 0xFF000000
Soren Brinkmann836418d2016-05-27 08:56:53 -0700141#define ZYNQMP_UART1_BASE 0xFF010000
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800142
Jolly Shah16fe5ab2019-01-08 11:16:16 -0800143#if ZYNQMP_CONSOLE_IS(cadence) || ZYNQMP_CONSOLE_IS(dcc)
Soren Brinkmann99c0d7b2016-06-10 09:57:14 -0700144# define ZYNQMP_UART_BASE ZYNQMP_UART0_BASE
145#elif ZYNQMP_CONSOLE_IS(cadence1)
146# define ZYNQMP_UART_BASE ZYNQMP_UART1_BASE
147#else
148# error "invalid ZYNQMP_CONSOLE"
149#endif
150
Antonio Nino Diazea3c4de2018-10-17 16:46:41 +0100151#define ZYNQMP_CRASH_UART_BASE ZYNQMP_UART_BASE
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800152/* impossible to call C routine how it is done now - hardcode any value */
Antonio Nino Diazea3c4de2018-10-17 16:46:41 +0100153#define ZYNQMP_CRASH_UART_CLK_IN_HZ 100000000 /* FIXME */
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800154/* Must be non zero */
Antonio Nino Diazea3c4de2018-10-17 16:46:41 +0100155#define ZYNQMP_UART_BAUDRATE 115200
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800156
157/* Silicon version detection */
158#define ZYNQMP_SILICON_VER_MASK 0xF000
159#define ZYNQMP_SILICON_VER_SHIFT 12
160#define ZYNQMP_CSU_VERSION_SILICON 0
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800161#define ZYNQMP_CSU_VERSION_QEMU 3
162
163#define ZYNQMP_RTL_VER_MASK 0xFF0
164#define ZYNQMP_RTL_VER_SHIFT 4
165
166#define ZYNQMP_PS_VER_MASK 0xF
167#define ZYNQMP_PS_VER_SHIFT 0
168
169#define ZYNQMP_CSU_BASEADDR 0xFFCA0000
170#define ZYNQMP_CSU_IDCODE_OFFSET 0x40
171
172#define ZYNQMP_CSU_IDCODE_XILINX_ID_SHIFT 0
Jolly Shah16fe5ab2019-01-08 11:16:16 -0800173#define ZYNQMP_CSU_IDCODE_XILINX_ID_MASK (0xFFF << \
174 ZYNQMP_CSU_IDCODE_XILINX_ID_SHIFT)
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800175#define ZYNQMP_CSU_IDCODE_XILINX_ID 0x093
176
177#define ZYNQMP_CSU_IDCODE_SVD_SHIFT 12
Siva Durga Prasad Paladugub982d162017-08-01 10:23:19 +0530178#define ZYNQMP_CSU_IDCODE_SVD_MASK (0x7 << \
179 ZYNQMP_CSU_IDCODE_SVD_SHIFT)
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800180#define ZYNQMP_CSU_IDCODE_DEVICE_CODE_SHIFT 15
Jolly Shah16fe5ab2019-01-08 11:16:16 -0800181#define ZYNQMP_CSU_IDCODE_DEVICE_CODE_MASK (0xF << \
182 ZYNQMP_CSU_IDCODE_DEVICE_CODE_SHIFT)
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800183#define ZYNQMP_CSU_IDCODE_SUB_FAMILY_SHIFT 19
Jolly Shah16fe5ab2019-01-08 11:16:16 -0800184#define ZYNQMP_CSU_IDCODE_SUB_FAMILY_MASK (0x3 << \
185 ZYNQMP_CSU_IDCODE_SUB_FAMILY_SHIFT)
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800186#define ZYNQMP_CSU_IDCODE_FAMILY_SHIFT 21
Jolly Shah16fe5ab2019-01-08 11:16:16 -0800187#define ZYNQMP_CSU_IDCODE_FAMILY_MASK (0x7F << \
188 ZYNQMP_CSU_IDCODE_FAMILY_SHIFT)
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800189#define ZYNQMP_CSU_IDCODE_FAMILY 0x23
190
191#define ZYNQMP_CSU_IDCODE_REVISION_SHIFT 28
Jolly Shah16fe5ab2019-01-08 11:16:16 -0800192#define ZYNQMP_CSU_IDCODE_REVISION_MASK (0xF << \
193 ZYNQMP_CSU_IDCODE_REVISION_SHIFT)
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800194#define ZYNQMP_CSU_IDCODE_REVISION 0
195
196#define ZYNQMP_CSU_VERSION_OFFSET 0x44
197
Siva Durga Prasad Paladugu83e37252018-05-01 11:10:25 +0530198/* Efuse */
199#define EFUSE_BASEADDR 0xFFCC0000
200#define EFUSE_IPDISABLE_OFFSET 0x1018
201#define EFUSE_IPDISABLE_VERSION 0x1FFU
Siva Durga Prasad Paladugub76656d2018-03-05 18:47:15 +0530202#define ZYNQMP_EFUSE_IPDISABLE_SHIFT 20
Siva Durga Prasad Paladugu83e37252018-05-01 11:10:25 +0530203
Naga Sureshkumar Rellicf4e7142016-07-01 12:46:43 +0530204/* Access control register defines */
205#define ACTLR_EL3_L2ACTLR_BIT (1 << 6)
206#define ACTLR_EL3_CPUACTLR_BIT (1 << 0)
207
Siva Durga Prasad Paladugu90539cd2018-09-04 17:33:19 +0530208#define FPD_SLCR_BASEADDR U(0xFD610000)
Jolly Shah69fb5bf2018-02-07 16:25:41 -0800209#define IOU_SLCR_BASEADDR U(0xFF180000)
Rajan Vaja0ac2be12018-01-17 02:39:21 -0800210
Jolly Shah69fb5bf2018-02-07 16:25:41 -0800211#define ZYNQMP_RPU_GLBL_CNTL U(0xFF9A0000)
212#define ZYNQMP_RPU0_CFG U(0xFF9A0100)
213#define ZYNQMP_RPU1_CFG U(0xFF9A0200)
214#define ZYNQMP_SLSPLIT_MASK U(0x08)
215#define ZYNQMP_TCM_COMB_MASK U(0x40)
216#define ZYNQMP_SLCLAMP_MASK U(0x10)
217#define ZYNQMP_VINITHI_MASK U(0x04)
Rajan Vaja5529a012018-01-17 02:39:23 -0800218
Rajan Vajaaea41bb2018-01-17 02:39:24 -0800219/* Tap delay bypass */
Jolly Shah69fb5bf2018-02-07 16:25:41 -0800220#define IOU_TAPDLY_BYPASS U(0XFF180390)
221#define TAP_DELAY_MASK U(0x7)
Rajan Vajaaea41bb2018-01-17 02:39:24 -0800222
223/* SGMII mode */
Jolly Shah69fb5bf2018-02-07 16:25:41 -0800224#define IOU_GEM_CTRL U(0xFF180360)
225#define IOU_GEM_CLK_CTRL U(0xFF180308)
226#define SGMII_SD_MASK U(0x3)
227#define SGMII_SD_OFFSET U(2)
228#define SGMII_PCS_SD_0 U(0x0)
229#define SGMII_PCS_SD_1 U(0x1)
230#define SGMII_PCS_SD_PHY U(0x2)
231#define GEM_SGMII_MASK U(0x4)
232#define GEM_CLK_CTRL_MASK U(0xF)
233#define GEM_CLK_CTRL_OFFSET U(5)
234#define GEM_RX_SRC_SEL_GTR U(0x1)
235#define GEM_SGMII_MODE U(0x4)
Rajan Vajaaea41bb2018-01-17 02:39:24 -0800236
237/* SD DLL reset */
Jolly Shah69fb5bf2018-02-07 16:25:41 -0800238#define ZYNQMP_SD_DLL_CTRL U(0xFF180358)
239#define ZYNQMP_SD0_DLL_RST_MASK U(0x00000004)
240#define ZYNQMP_SD0_DLL_RST U(0x00000004)
241#define ZYNQMP_SD1_DLL_RST_MASK U(0x00040000)
242#define ZYNQMP_SD1_DLL_RST U(0x00040000)
Rajan Vajaaea41bb2018-01-17 02:39:24 -0800243
244/* SD tap delay */
Jolly Shah69fb5bf2018-02-07 16:25:41 -0800245#define ZYNQMP_SD_DLL_CTRL U(0xFF180358)
246#define ZYNQMP_SD_ITAP_DLY U(0xFF180314)
247#define ZYNQMP_SD_OTAP_DLY U(0xFF180318)
248#define ZYNQMP_SD_TAP_OFFSET U(16)
249#define ZYNQMP_SD_ITAPCHGWIN_MASK U(0x200)
250#define ZYNQMP_SD_ITAPCHGWIN U(0x200)
251#define ZYNQMP_SD_ITAPDLYENA_MASK U(0x100)
252#define ZYNQMP_SD_ITAPDLYENA U(0x100)
253#define ZYNQMP_SD_ITAPDLYSEL_MASK U(0xFF)
254#define ZYNQMP_SD_OTAPDLYSEL_MASK U(0x3F)
255#define ZYNQMP_SD_OTAPDLYENA_MASK U(0x40)
256#define ZYNQMP_SD_OTAPDLYENA U(0x40)
Rajan Vajaaea41bb2018-01-17 02:39:24 -0800257
Rajan Vajad98455b2018-01-17 02:39:26 -0800258/* Clock control registers */
259/* Full power domain clocks */
260#define CRF_APB_APLL_CTRL (CRF_APB_CLK_BASE + 0x00)
261#define CRF_APB_DPLL_CTRL (CRF_APB_CLK_BASE + 0x0c)
262#define CRF_APB_VPLL_CTRL (CRF_APB_CLK_BASE + 0x18)
263#define CRF_APB_PLL_STATUS (CRF_APB_CLK_BASE + 0x24)
264#define CRF_APB_APLL_TO_LPD_CTRL (CRF_APB_CLK_BASE + 0x28)
265#define CRF_APB_DPLL_TO_LPD_CTRL (CRF_APB_CLK_BASE + 0x2c)
266#define CRF_APB_VPLL_TO_LPD_CTRL (CRF_APB_CLK_BASE + 0x30)
267/* Peripheral clocks */
268#define CRF_APB_ACPU_CTRL (CRF_APB_CLK_BASE + 0x40)
269#define CRF_APB_DBG_TRACE_CTRL (CRF_APB_CLK_BASE + 0x44)
270#define CRF_APB_DBG_FPD_CTRL (CRF_APB_CLK_BASE + 0x48)
271#define CRF_APB_DP_VIDEO_REF_CTRL (CRF_APB_CLK_BASE + 0x50)
272#define CRF_APB_DP_AUDIO_REF_CTRL (CRF_APB_CLK_BASE + 0x54)
273#define CRF_APB_DP_STC_REF_CTRL (CRF_APB_CLK_BASE + 0x5c)
274#define CRF_APB_DDR_CTRL (CRF_APB_CLK_BASE + 0x60)
275#define CRF_APB_GPU_REF_CTRL (CRF_APB_CLK_BASE + 0x64)
276#define CRF_APB_SATA_REF_CTRL (CRF_APB_CLK_BASE + 0x80)
277#define CRF_APB_PCIE_REF_CTRL (CRF_APB_CLK_BASE + 0x94)
278#define CRF_APB_GDMA_REF_CTRL (CRF_APB_CLK_BASE + 0x98)
279#define CRF_APB_DPDMA_REF_CTRL (CRF_APB_CLK_BASE + 0x9c)
280#define CRF_APB_TOPSW_MAIN_CTRL (CRF_APB_CLK_BASE + 0xa0)
281#define CRF_APB_TOPSW_LSBUS_CTRL (CRF_APB_CLK_BASE + 0xa4)
282#define CRF_APB_GTGREF0_REF_CTRL (CRF_APB_CLK_BASE + 0xa8)
283#define CRF_APB_DBG_TSTMP_CTRL (CRF_APB_CLK_BASE + 0xd8)
284
285/* Low power domain clocks */
286#define CRL_APB_IOPLL_CTRL (CRL_APB_CLK_BASE + 0x00)
287#define CRL_APB_RPLL_CTRL (CRL_APB_CLK_BASE + 0x10)
288#define CRL_APB_PLL_STATUS (CRL_APB_CLK_BASE + 0x20)
289#define CRL_APB_IOPLL_TO_FPD_CTRL (CRL_APB_CLK_BASE + 0x24)
290#define CRL_APB_RPLL_TO_FPD_CTRL (CRL_APB_CLK_BASE + 0x28)
291/* Peripheral clocks */
292#define CRL_APB_USB3_DUAL_REF_CTRL (CRL_APB_CLK_BASE + 0x2c)
293#define CRL_APB_GEM0_REF_CTRL (CRL_APB_CLK_BASE + 0x30)
294#define CRL_APB_GEM1_REF_CTRL (CRL_APB_CLK_BASE + 0x34)
295#define CRL_APB_GEM2_REF_CTRL (CRL_APB_CLK_BASE + 0x38)
296#define CRL_APB_GEM3_REF_CTRL (CRL_APB_CLK_BASE + 0x3c)
297#define CRL_APB_USB0_BUS_REF_CTRL (CRL_APB_CLK_BASE + 0x40)
298#define CRL_APB_USB1_BUS_REF_CTRL (CRL_APB_CLK_BASE + 0x44)
299#define CRL_APB_QSPI_REF_CTRL (CRL_APB_CLK_BASE + 0x48)
300#define CRL_APB_SDIO0_REF_CTRL (CRL_APB_CLK_BASE + 0x4c)
301#define CRL_APB_SDIO1_REF_CTRL (CRL_APB_CLK_BASE + 0x50)
302#define CRL_APB_UART0_REF_CTRL (CRL_APB_CLK_BASE + 0x54)
303#define CRL_APB_UART1_REF_CTRL (CRL_APB_CLK_BASE + 0x58)
304#define CRL_APB_SPI0_REF_CTRL (CRL_APB_CLK_BASE + 0x5c)
305#define CRL_APB_SPI1_REF_CTRL (CRL_APB_CLK_BASE + 0x60)
306#define CRL_APB_CAN0_REF_CTRL (CRL_APB_CLK_BASE + 0x64)
307#define CRL_APB_CAN1_REF_CTRL (CRL_APB_CLK_BASE + 0x68)
308#define CRL_APB_CPU_R5_CTRL (CRL_APB_CLK_BASE + 0x70)
309#define CRL_APB_IOU_SWITCH_CTRL (CRL_APB_CLK_BASE + 0x7c)
310#define CRL_APB_CSU_PLL_CTRL (CRL_APB_CLK_BASE + 0x80)
311#define CRL_APB_PCAP_CTRL (CRL_APB_CLK_BASE + 0x84)
312#define CRL_APB_LPD_SWITCH_CTRL (CRL_APB_CLK_BASE + 0x88)
313#define CRL_APB_LPD_LSBUS_CTRL (CRL_APB_CLK_BASE + 0x8c)
314#define CRL_APB_DBG_LPD_CTRL (CRL_APB_CLK_BASE + 0x90)
315#define CRL_APB_NAND_REF_CTRL (CRL_APB_CLK_BASE + 0x94)
316#define CRL_APB_ADMA_REF_CTRL (CRL_APB_CLK_BASE + 0x98)
317#define CRL_APB_PL0_REF_CTRL (CRL_APB_CLK_BASE + 0xa0)
318#define CRL_APB_PL1_REF_CTRL (CRL_APB_CLK_BASE + 0xa4)
319#define CRL_APB_PL2_REF_CTRL (CRL_APB_CLK_BASE + 0xa8)
320#define CRL_APB_PL3_REF_CTRL (CRL_APB_CLK_BASE + 0xac)
321#define CRL_APB_PL0_THR_CNT (CRL_APB_CLK_BASE + 0xb4)
322#define CRL_APB_PL1_THR_CNT (CRL_APB_CLK_BASE + 0xbc)
323#define CRL_APB_PL2_THR_CNT (CRL_APB_CLK_BASE + 0xc4)
324#define CRL_APB_PL3_THR_CNT (CRL_APB_CLK_BASE + 0xdc)
325#define CRL_APB_GEM_TSU_REF_CTRL (CRL_APB_CLK_BASE + 0xe0)
326#define CRL_APB_DLL_REF_CTRL (CRL_APB_CLK_BASE + 0xe4)
327#define CRL_APB_AMS_REF_CTRL (CRL_APB_CLK_BASE + 0xe8)
328#define CRL_APB_I2C0_REF_CTRL (CRL_APB_CLK_BASE + 0x100)
329#define CRL_APB_I2C1_REF_CTRL (CRL_APB_CLK_BASE + 0x104)
330#define CRL_APB_TIMESTAMP_REF_CTRL (CRL_APB_CLK_BASE + 0x108)
331#define IOU_SLCR_GEM_CLK_CTRL (IOU_SLCR_BASEADDR + 0x308)
332#define IOU_SLCR_CAN_MIO_CTRL (IOU_SLCR_BASEADDR + 0x304)
Siva Durga Prasad Paladugu90539cd2018-09-04 17:33:19 +0530333#define FPD_SLCR_WDT_CLK_SEL (FPD_SLCR_BASEADDR + 0x100)
Mounika Grace Akula591ad4d2019-01-09 17:38:13 +0530334#define IOU_SLCR_WDT_CLK_SEL (IOU_SLCR_BASEADDR + 0x300)
Rajan Vajad98455b2018-01-17 02:39:26 -0800335
Rajan Vaja393c0a22018-01-17 02:39:27 -0800336/* Global general storage register base address */
337#define GGS_BASEADDR (0xFFD80030U)
Jolly Shah69fb5bf2018-02-07 16:25:41 -0800338#define GGS_NUM_REGS U(4)
Rajan Vaja393c0a22018-01-17 02:39:27 -0800339
340/* Persistent global general storage register base address */
341#define PGGS_BASEADDR (0xFFD80050U)
Jolly Shah69fb5bf2018-02-07 16:25:41 -0800342#define PGGS_NUM_REGS U(4)
Rajan Vaja393c0a22018-01-17 02:39:27 -0800343
Siva Durga Prasad Paladuguac8526f2018-09-04 17:12:51 +0530344/* Warm restart boot health status register and mask */
345#define PM_BOOT_HEALTH_STATUS_REG (GGS_BASEADDR + U(0x10))
346#define PM_BOOT_HEALTH_STATUS_MASK U(0x01)
347
Siva Durga Prasad Paladugua22b8852018-09-04 17:27:12 +0530348/*AFI registers */
349#define AFIFM6_WRCTRL U(13)
350#define FABRIC_WIDTH U(3)
351
Antonio Nino Diaz5eb88372018-11-08 10:20:19 +0000352#endif /* ZYNQMP_DEF_H */