blob: ba382dd8b2b127a645db43f5e171ca3446d68593 [file] [log] [blame]
Soren Brinkmann76fcae32016-03-06 20:16:27 -08001/*
Rajan Vaja0ac2be12018-01-17 02:39:21 -08002 * Copyright (c) 2014-2018, ARM Limited and Contributors. All rights reserved.
Soren Brinkmann76fcae32016-03-06 20:16:27 -08003 *
dp-armfa3cf0b2017-05-03 09:38:09 +01004 * SPDX-License-Identifier: BSD-3-Clause
Soren Brinkmann76fcae32016-03-06 20:16:27 -08005 */
6
Antonio Nino Diaz5eb88372018-11-08 10:20:19 +00007#ifndef ZYNQMP_DEF_H
8#define ZYNQMP_DEF_H
Soren Brinkmann76fcae32016-03-06 20:16:27 -08009
10#include <common_def.h>
11
Soren Brinkmann99c0d7b2016-06-10 09:57:14 -070012#define ZYNQMP_CONSOLE_ID_cadence 1
13#define ZYNQMP_CONSOLE_ID_cadence0 1
14#define ZYNQMP_CONSOLE_ID_cadence1 2
15#define ZYNQMP_CONSOLE_ID_dcc 3
16
17#define ZYNQMP_CONSOLE_IS(con) (ZYNQMP_CONSOLE_ID_ ## con == ZYNQMP_CONSOLE)
18
Soren Brinkmann76fcae32016-03-06 20:16:27 -080019/* Firmware Image Package */
20#define ZYNQMP_PRIMARY_CPU 0
21
22/* Memory location options for Shared data and TSP in ZYNQMP */
23#define ZYNQMP_IN_TRUSTED_SRAM 0
24#define ZYNQMP_IN_TRUSTED_DRAM 1
25
26/*******************************************************************************
27 * ZYNQMP memory map related constants
28 ******************************************************************************/
Soren Brinkmann76fcae32016-03-06 20:16:27 -080029/* Aggregate of all devices in the first GB */
Jolly Shah69fb5bf2018-02-07 16:25:41 -080030#define DEVICE0_BASE U(0xFF000000)
31#define DEVICE0_SIZE U(0x00E00000)
32#define DEVICE1_BASE U(0xF9000000)
33#define DEVICE1_SIZE U(0x00800000)
Soren Brinkmann76fcae32016-03-06 20:16:27 -080034
35/* For cpu reset APU space here too 0xFE5F1000 CRF_APB*/
Jolly Shah69fb5bf2018-02-07 16:25:41 -080036#define CRF_APB_BASE U(0xFD1A0000)
37#define CRF_APB_SIZE U(0x00600000)
38#define CRF_APB_CLK_BASE U(0xFD1A0020)
Soren Brinkmann76fcae32016-03-06 20:16:27 -080039
40/* CRF registers and bitfields */
41#define CRF_APB_RST_FPD_APU (CRF_APB_BASE + 0X00000104)
42
Jolly Shah69fb5bf2018-02-07 16:25:41 -080043#define CRF_APB_RST_FPD_APU_ACPU_RESET (U(1) << 0)
44#define CRF_APB_RST_FPD_APU_ACPU_PWRON_RESET (U(1) << 10)
Soren Brinkmann76fcae32016-03-06 20:16:27 -080045
46/* CRL registers and bitfields */
Jolly Shah69fb5bf2018-02-07 16:25:41 -080047#define CRL_APB_BASE U(0xFF5E0000)
Soren Brinkmannb43d9432016-04-18 11:49:42 -070048#define CRL_APB_BOOT_MODE_USER (CRL_APB_BASE + 0x200)
Soren Brinkmann76fcae32016-03-06 20:16:27 -080049#define CRL_APB_RESET_CTRL (CRL_APB_BASE + 0x218)
Rajan Vaja5529a012018-01-17 02:39:23 -080050#define CRL_APB_RST_LPD_TOP (CRL_APB_BASE + 0x23C)
Siva Durga Prasad Paladugued1d5cb2018-09-04 17:03:25 +053051#define CRL_APB_BOOT_PIN_CTRL (CRL_APB_BASE + U(0x250))
Jolly Shah69fb5bf2018-02-07 16:25:41 -080052#define CRL_APB_CLK_BASE U(0xFF5E0020)
Soren Brinkmann76fcae32016-03-06 20:16:27 -080053
Jolly Shah69fb5bf2018-02-07 16:25:41 -080054#define CRL_APB_RPU_AMBA_RESET (U(1) << 2)
55#define CRL_APB_RPLL_CTRL_BYPASS (U(1) << 3)
Soren Brinkmann76fcae32016-03-06 20:16:27 -080056
Jolly Shah69fb5bf2018-02-07 16:25:41 -080057#define CRL_APB_RESET_CTRL_SOFT_RESET (U(1) << 4)
Soren Brinkmann76fcae32016-03-06 20:16:27 -080058
Jolly Shah69fb5bf2018-02-07 16:25:41 -080059#define CRL_APB_BOOT_MODE_MASK (U(0xf) << 0)
Siva Durga Prasad Paladugued1d5cb2018-09-04 17:03:25 +053060#define CRL_APB_BOOT_PIN_MASK (U(0xf0f) << 0)
61#define CRL_APB_BOOT_DRIVE_PIN_1_SHIFT U(9)
62#define CRL_APB_BOOT_ENABLE_PIN_1_SHIFT U(1)
63#define CRL_APB_BOOT_ENABLE_PIN_1 (U(0x1) << CRL_APB_BOOT_ENABLE_PIN_1_SHIFT)
64#define CRL_APB_BOOT_DRIVE_PIN_1 (U(0x1) << CRL_APB_BOOT_DRIVE_PIN_1_SHIFT)
Jolly Shah69fb5bf2018-02-07 16:25:41 -080065#define ZYNQMP_BOOTMODE_JTAG U(0)
Siva Durga Prasad Paladugued1d5cb2018-09-04 17:03:25 +053066#define ZYNQMP_ULPI_RESET_VAL_HIGH (CRL_APB_BOOT_ENABLE_PIN_1 | \
67 CRL_APB_BOOT_DRIVE_PIN_1)
68#define ZYNQMP_ULPI_RESET_VAL_LOW CRL_APB_BOOT_ENABLE_PIN_1
Soren Brinkmannb43d9432016-04-18 11:49:42 -070069
Soren Brinkmann76fcae32016-03-06 20:16:27 -080070/* system counter registers and bitfields */
71#define IOU_SCNTRS_BASE 0xFF260000
Soren Brinkmann76fcae32016-03-06 20:16:27 -080072#define IOU_SCNTRS_BASEFREQ (IOU_SCNTRS_BASE + 0x20)
73
Soren Brinkmann76fcae32016-03-06 20:16:27 -080074/* APU registers and bitfields */
75#define APU_BASE 0xFD5C0000
76#define APU_CONFIG_0 (APU_BASE + 0x20)
77#define APU_RVBAR_L_0 (APU_BASE + 0x40)
78#define APU_RVBAR_H_0 (APU_BASE + 0x44)
79#define APU_PWRCTL (APU_BASE + 0x90)
80
81#define APU_CONFIG_0_VINITHI_SHIFT 8
82#define APU_0_PWRCTL_CPUPWRDWNREQ_MASK 1
83#define APU_1_PWRCTL_CPUPWRDWNREQ_MASK 2
84#define APU_2_PWRCTL_CPUPWRDWNREQ_MASK 4
85#define APU_3_PWRCTL_CPUPWRDWNREQ_MASK 8
86
87/* PMU registers and bitfields */
88#define PMU_GLOBAL_BASE 0xFFD80000
89#define PMU_GLOBAL_CNTRL (PMU_GLOBAL_BASE + 0)
Michal Simekef8f5592015-06-15 14:22:50 +020090#define PMU_GLOBAL_GEN_STORAGE6 (PMU_GLOBAL_BASE + 0x48)
Soren Brinkmann76fcae32016-03-06 20:16:27 -080091#define PMU_GLOBAL_REQ_PWRUP_STATUS (PMU_GLOBAL_BASE + 0x110)
92#define PMU_GLOBAL_REQ_PWRUP_EN (PMU_GLOBAL_BASE + 0x118)
93#define PMU_GLOBAL_REQ_PWRUP_DIS (PMU_GLOBAL_BASE + 0x11c)
94#define PMU_GLOBAL_REQ_PWRUP_TRIG (PMU_GLOBAL_BASE + 0x120)
95
96#define PMU_GLOBAL_CNTRL_FW_IS_PRESENT (1 << 4)
97
Soren Brinkmann76fcae32016-03-06 20:16:27 -080098/*******************************************************************************
99 * CCI-400 related constants
100 ******************************************************************************/
101#define PLAT_ARM_CCI_BASE 0xFD6E0000
102#define PLAT_ARM_CCI_CLUSTER0_SL_IFACE_IX 3
103#define PLAT_ARM_CCI_CLUSTER1_SL_IFACE_IX 4
104
105/*******************************************************************************
106 * GIC-400 & interrupt handling related constants
107 ******************************************************************************/
108#define BASE_GICD_BASE 0xF9010000
109#define BASE_GICC_BASE 0xF9020000
110#define BASE_GICH_BASE 0xF9040000
111#define BASE_GICV_BASE 0xF9060000
112
Siva Durga Prasad Paladuguefd431b2018-04-30 20:12:12 +0530113#if ZYNQMP_WDT_RESTART
114#define IRQ_SEC_IPI_APU 67
115#define IRQ_TTC3_1 77
116#define TTC3_BASE_ADDR 0xFF140000
117#define TTC3_INTR_REGISTER_1 (TTC3_BASE_ADDR + 0x54)
118#define TTC3_INTR_ENABLE_1 (TTC3_BASE_ADDR + 0x60)
119#endif
120
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800121#define ARM_IRQ_SEC_PHY_TIMER 29
122
123#define ARM_IRQ_SEC_SGI_0 8
124#define ARM_IRQ_SEC_SGI_1 9
125#define ARM_IRQ_SEC_SGI_2 10
126#define ARM_IRQ_SEC_SGI_3 11
127#define ARM_IRQ_SEC_SGI_4 12
128#define ARM_IRQ_SEC_SGI_5 13
129#define ARM_IRQ_SEC_SGI_6 14
130#define ARM_IRQ_SEC_SGI_7 15
131
132#define MAX_INTR_EL3 128
133
134/*******************************************************************************
135 * UART related constants
136 ******************************************************************************/
137#define ZYNQMP_UART0_BASE 0xFF000000
Soren Brinkmann836418d2016-05-27 08:56:53 -0700138#define ZYNQMP_UART1_BASE 0xFF010000
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800139
Soren Brinkmann99c0d7b2016-06-10 09:57:14 -0700140#if ZYNQMP_CONSOLE_IS(cadence)
141# define ZYNQMP_UART_BASE ZYNQMP_UART0_BASE
142#elif ZYNQMP_CONSOLE_IS(cadence1)
143# define ZYNQMP_UART_BASE ZYNQMP_UART1_BASE
144#else
145# error "invalid ZYNQMP_CONSOLE"
146#endif
147
Antonio Nino Diazea3c4de2018-10-17 16:46:41 +0100148#define ZYNQMP_CRASH_UART_BASE ZYNQMP_UART_BASE
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800149/* impossible to call C routine how it is done now - hardcode any value */
Antonio Nino Diazea3c4de2018-10-17 16:46:41 +0100150#define ZYNQMP_CRASH_UART_CLK_IN_HZ 100000000 /* FIXME */
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800151/* Must be non zero */
Antonio Nino Diazea3c4de2018-10-17 16:46:41 +0100152#define ZYNQMP_UART_BAUDRATE 115200
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800153
154/* Silicon version detection */
155#define ZYNQMP_SILICON_VER_MASK 0xF000
156#define ZYNQMP_SILICON_VER_SHIFT 12
157#define ZYNQMP_CSU_VERSION_SILICON 0
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800158#define ZYNQMP_CSU_VERSION_QEMU 3
159
160#define ZYNQMP_RTL_VER_MASK 0xFF0
161#define ZYNQMP_RTL_VER_SHIFT 4
162
163#define ZYNQMP_PS_VER_MASK 0xF
164#define ZYNQMP_PS_VER_SHIFT 0
165
166#define ZYNQMP_CSU_BASEADDR 0xFFCA0000
167#define ZYNQMP_CSU_IDCODE_OFFSET 0x40
168
169#define ZYNQMP_CSU_IDCODE_XILINX_ID_SHIFT 0
170#define ZYNQMP_CSU_IDCODE_XILINX_ID_MASK (0xFFF << ZYNQMP_CSU_IDCODE_XILINX_ID_SHIFT)
171#define ZYNQMP_CSU_IDCODE_XILINX_ID 0x093
172
173#define ZYNQMP_CSU_IDCODE_SVD_SHIFT 12
Siva Durga Prasad Paladugub982d162017-08-01 10:23:19 +0530174#define ZYNQMP_CSU_IDCODE_SVD_MASK (0x7 << \
175 ZYNQMP_CSU_IDCODE_SVD_SHIFT)
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800176#define ZYNQMP_CSU_IDCODE_DEVICE_CODE_SHIFT 15
177#define ZYNQMP_CSU_IDCODE_DEVICE_CODE_MASK (0xF << ZYNQMP_CSU_IDCODE_DEVICE_CODE_SHIFT)
178#define ZYNQMP_CSU_IDCODE_SUB_FAMILY_SHIFT 19
179#define ZYNQMP_CSU_IDCODE_SUB_FAMILY_MASK (0x3 << ZYNQMP_CSU_IDCODE_SUB_FAMILY_SHIFT)
180#define ZYNQMP_CSU_IDCODE_FAMILY_SHIFT 21
181#define ZYNQMP_CSU_IDCODE_FAMILY_MASK (0x7F << ZYNQMP_CSU_IDCODE_FAMILY_SHIFT)
182#define ZYNQMP_CSU_IDCODE_FAMILY 0x23
183
184#define ZYNQMP_CSU_IDCODE_REVISION_SHIFT 28
185#define ZYNQMP_CSU_IDCODE_REVISION_MASK (0xF << ZYNQMP_CSU_IDCODE_REVISION_SHIFT)
186#define ZYNQMP_CSU_IDCODE_REVISION 0
187
188#define ZYNQMP_CSU_VERSION_OFFSET 0x44
189
Siva Durga Prasad Paladugu83e37252018-05-01 11:10:25 +0530190/* Efuse */
191#define EFUSE_BASEADDR 0xFFCC0000
192#define EFUSE_IPDISABLE_OFFSET 0x1018
193#define EFUSE_IPDISABLE_VERSION 0x1FFU
Siva Durga Prasad Paladugub76656d2018-03-05 18:47:15 +0530194#define ZYNQMP_EFUSE_IPDISABLE_SHIFT 20
Siva Durga Prasad Paladugu83e37252018-05-01 11:10:25 +0530195
Naga Sureshkumar Rellicf4e7142016-07-01 12:46:43 +0530196/* Access control register defines */
197#define ACTLR_EL3_L2ACTLR_BIT (1 << 6)
198#define ACTLR_EL3_CPUACTLR_BIT (1 << 0)
199
Siva Durga Prasad Paladugu90539cd2018-09-04 17:33:19 +0530200#define FPD_SLCR_BASEADDR U(0xFD610000)
Jolly Shah69fb5bf2018-02-07 16:25:41 -0800201#define IOU_SLCR_BASEADDR U(0xFF180000)
Rajan Vaja0ac2be12018-01-17 02:39:21 -0800202
Jolly Shah69fb5bf2018-02-07 16:25:41 -0800203#define ZYNQMP_RPU_GLBL_CNTL U(0xFF9A0000)
204#define ZYNQMP_RPU0_CFG U(0xFF9A0100)
205#define ZYNQMP_RPU1_CFG U(0xFF9A0200)
206#define ZYNQMP_SLSPLIT_MASK U(0x08)
207#define ZYNQMP_TCM_COMB_MASK U(0x40)
208#define ZYNQMP_SLCLAMP_MASK U(0x10)
209#define ZYNQMP_VINITHI_MASK U(0x04)
Rajan Vaja5529a012018-01-17 02:39:23 -0800210
Rajan Vajaaea41bb2018-01-17 02:39:24 -0800211/* Tap delay bypass */
Jolly Shah69fb5bf2018-02-07 16:25:41 -0800212#define IOU_TAPDLY_BYPASS U(0XFF180390)
213#define TAP_DELAY_MASK U(0x7)
Rajan Vajaaea41bb2018-01-17 02:39:24 -0800214
215/* SGMII mode */
Jolly Shah69fb5bf2018-02-07 16:25:41 -0800216#define IOU_GEM_CTRL U(0xFF180360)
217#define IOU_GEM_CLK_CTRL U(0xFF180308)
218#define SGMII_SD_MASK U(0x3)
219#define SGMII_SD_OFFSET U(2)
220#define SGMII_PCS_SD_0 U(0x0)
221#define SGMII_PCS_SD_1 U(0x1)
222#define SGMII_PCS_SD_PHY U(0x2)
223#define GEM_SGMII_MASK U(0x4)
224#define GEM_CLK_CTRL_MASK U(0xF)
225#define GEM_CLK_CTRL_OFFSET U(5)
226#define GEM_RX_SRC_SEL_GTR U(0x1)
227#define GEM_SGMII_MODE U(0x4)
Rajan Vajaaea41bb2018-01-17 02:39:24 -0800228
229/* SD DLL reset */
Jolly Shah69fb5bf2018-02-07 16:25:41 -0800230#define ZYNQMP_SD_DLL_CTRL U(0xFF180358)
231#define ZYNQMP_SD0_DLL_RST_MASK U(0x00000004)
232#define ZYNQMP_SD0_DLL_RST U(0x00000004)
233#define ZYNQMP_SD1_DLL_RST_MASK U(0x00040000)
234#define ZYNQMP_SD1_DLL_RST U(0x00040000)
Rajan Vajaaea41bb2018-01-17 02:39:24 -0800235
236/* SD tap delay */
Jolly Shah69fb5bf2018-02-07 16:25:41 -0800237#define ZYNQMP_SD_DLL_CTRL U(0xFF180358)
238#define ZYNQMP_SD_ITAP_DLY U(0xFF180314)
239#define ZYNQMP_SD_OTAP_DLY U(0xFF180318)
240#define ZYNQMP_SD_TAP_OFFSET U(16)
241#define ZYNQMP_SD_ITAPCHGWIN_MASK U(0x200)
242#define ZYNQMP_SD_ITAPCHGWIN U(0x200)
243#define ZYNQMP_SD_ITAPDLYENA_MASK U(0x100)
244#define ZYNQMP_SD_ITAPDLYENA U(0x100)
245#define ZYNQMP_SD_ITAPDLYSEL_MASK U(0xFF)
246#define ZYNQMP_SD_OTAPDLYSEL_MASK U(0x3F)
247#define ZYNQMP_SD_OTAPDLYENA_MASK U(0x40)
248#define ZYNQMP_SD_OTAPDLYENA U(0x40)
Rajan Vajaaea41bb2018-01-17 02:39:24 -0800249
Rajan Vajad98455b2018-01-17 02:39:26 -0800250/* Clock control registers */
251/* Full power domain clocks */
252#define CRF_APB_APLL_CTRL (CRF_APB_CLK_BASE + 0x00)
253#define CRF_APB_DPLL_CTRL (CRF_APB_CLK_BASE + 0x0c)
254#define CRF_APB_VPLL_CTRL (CRF_APB_CLK_BASE + 0x18)
255#define CRF_APB_PLL_STATUS (CRF_APB_CLK_BASE + 0x24)
256#define CRF_APB_APLL_TO_LPD_CTRL (CRF_APB_CLK_BASE + 0x28)
257#define CRF_APB_DPLL_TO_LPD_CTRL (CRF_APB_CLK_BASE + 0x2c)
258#define CRF_APB_VPLL_TO_LPD_CTRL (CRF_APB_CLK_BASE + 0x30)
259/* Peripheral clocks */
260#define CRF_APB_ACPU_CTRL (CRF_APB_CLK_BASE + 0x40)
261#define CRF_APB_DBG_TRACE_CTRL (CRF_APB_CLK_BASE + 0x44)
262#define CRF_APB_DBG_FPD_CTRL (CRF_APB_CLK_BASE + 0x48)
263#define CRF_APB_DP_VIDEO_REF_CTRL (CRF_APB_CLK_BASE + 0x50)
264#define CRF_APB_DP_AUDIO_REF_CTRL (CRF_APB_CLK_BASE + 0x54)
265#define CRF_APB_DP_STC_REF_CTRL (CRF_APB_CLK_BASE + 0x5c)
266#define CRF_APB_DDR_CTRL (CRF_APB_CLK_BASE + 0x60)
267#define CRF_APB_GPU_REF_CTRL (CRF_APB_CLK_BASE + 0x64)
268#define CRF_APB_SATA_REF_CTRL (CRF_APB_CLK_BASE + 0x80)
269#define CRF_APB_PCIE_REF_CTRL (CRF_APB_CLK_BASE + 0x94)
270#define CRF_APB_GDMA_REF_CTRL (CRF_APB_CLK_BASE + 0x98)
271#define CRF_APB_DPDMA_REF_CTRL (CRF_APB_CLK_BASE + 0x9c)
272#define CRF_APB_TOPSW_MAIN_CTRL (CRF_APB_CLK_BASE + 0xa0)
273#define CRF_APB_TOPSW_LSBUS_CTRL (CRF_APB_CLK_BASE + 0xa4)
274#define CRF_APB_GTGREF0_REF_CTRL (CRF_APB_CLK_BASE + 0xa8)
275#define CRF_APB_DBG_TSTMP_CTRL (CRF_APB_CLK_BASE + 0xd8)
276
277/* Low power domain clocks */
278#define CRL_APB_IOPLL_CTRL (CRL_APB_CLK_BASE + 0x00)
279#define CRL_APB_RPLL_CTRL (CRL_APB_CLK_BASE + 0x10)
280#define CRL_APB_PLL_STATUS (CRL_APB_CLK_BASE + 0x20)
281#define CRL_APB_IOPLL_TO_FPD_CTRL (CRL_APB_CLK_BASE + 0x24)
282#define CRL_APB_RPLL_TO_FPD_CTRL (CRL_APB_CLK_BASE + 0x28)
283/* Peripheral clocks */
284#define CRL_APB_USB3_DUAL_REF_CTRL (CRL_APB_CLK_BASE + 0x2c)
285#define CRL_APB_GEM0_REF_CTRL (CRL_APB_CLK_BASE + 0x30)
286#define CRL_APB_GEM1_REF_CTRL (CRL_APB_CLK_BASE + 0x34)
287#define CRL_APB_GEM2_REF_CTRL (CRL_APB_CLK_BASE + 0x38)
288#define CRL_APB_GEM3_REF_CTRL (CRL_APB_CLK_BASE + 0x3c)
289#define CRL_APB_USB0_BUS_REF_CTRL (CRL_APB_CLK_BASE + 0x40)
290#define CRL_APB_USB1_BUS_REF_CTRL (CRL_APB_CLK_BASE + 0x44)
291#define CRL_APB_QSPI_REF_CTRL (CRL_APB_CLK_BASE + 0x48)
292#define CRL_APB_SDIO0_REF_CTRL (CRL_APB_CLK_BASE + 0x4c)
293#define CRL_APB_SDIO1_REF_CTRL (CRL_APB_CLK_BASE + 0x50)
294#define CRL_APB_UART0_REF_CTRL (CRL_APB_CLK_BASE + 0x54)
295#define CRL_APB_UART1_REF_CTRL (CRL_APB_CLK_BASE + 0x58)
296#define CRL_APB_SPI0_REF_CTRL (CRL_APB_CLK_BASE + 0x5c)
297#define CRL_APB_SPI1_REF_CTRL (CRL_APB_CLK_BASE + 0x60)
298#define CRL_APB_CAN0_REF_CTRL (CRL_APB_CLK_BASE + 0x64)
299#define CRL_APB_CAN1_REF_CTRL (CRL_APB_CLK_BASE + 0x68)
300#define CRL_APB_CPU_R5_CTRL (CRL_APB_CLK_BASE + 0x70)
301#define CRL_APB_IOU_SWITCH_CTRL (CRL_APB_CLK_BASE + 0x7c)
302#define CRL_APB_CSU_PLL_CTRL (CRL_APB_CLK_BASE + 0x80)
303#define CRL_APB_PCAP_CTRL (CRL_APB_CLK_BASE + 0x84)
304#define CRL_APB_LPD_SWITCH_CTRL (CRL_APB_CLK_BASE + 0x88)
305#define CRL_APB_LPD_LSBUS_CTRL (CRL_APB_CLK_BASE + 0x8c)
306#define CRL_APB_DBG_LPD_CTRL (CRL_APB_CLK_BASE + 0x90)
307#define CRL_APB_NAND_REF_CTRL (CRL_APB_CLK_BASE + 0x94)
308#define CRL_APB_ADMA_REF_CTRL (CRL_APB_CLK_BASE + 0x98)
309#define CRL_APB_PL0_REF_CTRL (CRL_APB_CLK_BASE + 0xa0)
310#define CRL_APB_PL1_REF_CTRL (CRL_APB_CLK_BASE + 0xa4)
311#define CRL_APB_PL2_REF_CTRL (CRL_APB_CLK_BASE + 0xa8)
312#define CRL_APB_PL3_REF_CTRL (CRL_APB_CLK_BASE + 0xac)
313#define CRL_APB_PL0_THR_CNT (CRL_APB_CLK_BASE + 0xb4)
314#define CRL_APB_PL1_THR_CNT (CRL_APB_CLK_BASE + 0xbc)
315#define CRL_APB_PL2_THR_CNT (CRL_APB_CLK_BASE + 0xc4)
316#define CRL_APB_PL3_THR_CNT (CRL_APB_CLK_BASE + 0xdc)
317#define CRL_APB_GEM_TSU_REF_CTRL (CRL_APB_CLK_BASE + 0xe0)
318#define CRL_APB_DLL_REF_CTRL (CRL_APB_CLK_BASE + 0xe4)
319#define CRL_APB_AMS_REF_CTRL (CRL_APB_CLK_BASE + 0xe8)
320#define CRL_APB_I2C0_REF_CTRL (CRL_APB_CLK_BASE + 0x100)
321#define CRL_APB_I2C1_REF_CTRL (CRL_APB_CLK_BASE + 0x104)
322#define CRL_APB_TIMESTAMP_REF_CTRL (CRL_APB_CLK_BASE + 0x108)
323#define IOU_SLCR_GEM_CLK_CTRL (IOU_SLCR_BASEADDR + 0x308)
324#define IOU_SLCR_CAN_MIO_CTRL (IOU_SLCR_BASEADDR + 0x304)
Siva Durga Prasad Paladugu90539cd2018-09-04 17:33:19 +0530325#define FPD_SLCR_WDT_CLK_SEL (FPD_SLCR_BASEADDR + 0x100)
Rajan Vajad98455b2018-01-17 02:39:26 -0800326
Rajan Vaja393c0a22018-01-17 02:39:27 -0800327/* Global general storage register base address */
328#define GGS_BASEADDR (0xFFD80030U)
Jolly Shah69fb5bf2018-02-07 16:25:41 -0800329#define GGS_NUM_REGS U(4)
Rajan Vaja393c0a22018-01-17 02:39:27 -0800330
331/* Persistent global general storage register base address */
332#define PGGS_BASEADDR (0xFFD80050U)
Jolly Shah69fb5bf2018-02-07 16:25:41 -0800333#define PGGS_NUM_REGS U(4)
Rajan Vaja393c0a22018-01-17 02:39:27 -0800334
Siva Durga Prasad Paladuguac8526f2018-09-04 17:12:51 +0530335/* Warm restart boot health status register and mask */
336#define PM_BOOT_HEALTH_STATUS_REG (GGS_BASEADDR + U(0x10))
337#define PM_BOOT_HEALTH_STATUS_MASK U(0x01)
338
Siva Durga Prasad Paladugua22b8852018-09-04 17:27:12 +0530339/*AFI registers */
340#define AFIFM6_WRCTRL U(13)
341#define FABRIC_WIDTH U(3)
342
Antonio Nino Diaz5eb88372018-11-08 10:20:19 +0000343#endif /* ZYNQMP_DEF_H */