blob: dd9096543ff3d626a102ce44f0387e46055b3b18 [file] [log] [blame]
Achin Gupta4f6ad662013-10-25 09:08:21 +01001/*
Juan Pablo Condeb36eca12022-02-01 15:19:58 -05002 * Copyright (c) 2013-2022, ARM Limited and Contributors. All rights reserved.
Achin Gupta4f6ad662013-10-25 09:08:21 +01003 *
dp-armfa3cf0b2017-05-03 09:38:09 +01004 * SPDX-License-Identifier: BSD-3-Clause
Achin Gupta4f6ad662013-10-25 09:08:21 +01005 */
6
Madhukar Pappireddyae9677b2020-01-27 13:37:51 -06007#include <assert.h>
8#include <common/debug.h>
Antonio Nino Diaze0f90632018-12-14 00:18:21 +00009#include <drivers/arm/smmu_v3.h>
laurenw-arm9656a302020-06-10 16:33:18 -050010#include <fconf_hw_config_getter.h>
Madhukar Pappireddyae9677b2020-01-27 13:37:51 -060011#include <lib/fconf/fconf.h>
Manish V Badarkhe8717e032020-05-30 17:40:44 +010012#include <lib/fconf/fconf_dyn_cfg_getter.h>
laurenw-arm9656a302020-06-10 16:33:18 -050013#include <lib/mmio.h>
Antonio Nino Diazbd7b7402019-01-25 14:30:04 +000014#include <plat/arm/common/arm_config.h>
15#include <plat/arm/common/plat_arm.h>
Antonio Nino Diaze0f90632018-12-14 00:18:21 +000016#include <plat/common/platform.h>
17
Dan Handleyed6ff952014-05-14 17:44:19 +010018#include "fvp_private.h"
Achin Gupta4f6ad662013-10-25 09:08:21 +010019
Manish V Badarkhe86854e72022-03-15 16:05:58 +000020static const struct dyn_cfg_dtb_info_t *hw_config_info __unused;
21
Daniel Boulbyf45a4bb2018-09-18 13:26:03 +010022void __init bl31_early_platform_setup2(u_register_t arg0,
23 u_register_t arg1, u_register_t arg2, u_register_t arg3)
Achin Gupta4f6ad662013-10-25 09:08:21 +010024{
Juan Pablo Condeb36eca12022-02-01 15:19:58 -050025 /* Initialize the console to provide early debug support */
26 arm_console_boot_init();
27
Manish V Badarkhe8717e032020-05-30 17:40:44 +010028#if !RESET_TO_BL31 && !BL2_AT_EL3
29 const struct dyn_cfg_dtb_info_t *soc_fw_config_info;
30
31 INFO("BL31 FCONF: FW_CONFIG address = %lx\n", (uintptr_t)arg1);
32 /* Fill the properties struct with the info from the config dtb */
33 fconf_populate("FW_CONFIG", arg1);
34
35 soc_fw_config_info = FCONF_GET_PROPERTY(dyn_cfg, dtb, SOC_FW_CONFIG_ID);
36 if (soc_fw_config_info != NULL) {
37 arg1 = soc_fw_config_info->config_addr;
38 }
Manish V Badarkhe86854e72022-03-15 16:05:58 +000039
40 /*
41 * arg2 is currently holding the 'secure' address of HW_CONFIG.
42 * But arm_bl31_early_platform_setup() below expects the 'non-secure'
43 * address of HW_CONFIG (which it will pass to BL33).
44 * This why we need to override arg2 here.
45 */
46 hw_config_info = FCONF_GET_PROPERTY(dyn_cfg, dtb, HW_CONFIG_ID);
47 assert(hw_config_info != NULL);
48 assert(hw_config_info->ns_config_addr != 0UL);
49 arg2 = hw_config_info->ns_config_addr;
Manish V Badarkhe8717e032020-05-30 17:40:44 +010050#endif /* !RESET_TO_BL31 && !BL2_AT_EL3 */
51
Soby Mathew7d5a2e72018-01-10 15:59:31 +000052 arm_bl31_early_platform_setup((void *)arg0, arg1, arg2, (void *)arg3);
Vikram Kanigiri3684abf2014-03-27 14:33:15 +000053
Achin Gupta4f6ad662013-10-25 09:08:21 +010054 /* Initialize the platform config for future decision making */
Dan Handleyea451572014-05-15 14:53:30 +010055 fvp_config_setup();
Vikram Kanigiri96377452014-04-24 11:02:16 +010056
Vikram Kanigiri9d70f0f2014-07-15 16:46:43 +010057 /*
Vikram Kanigirifbb13012016-02-15 11:54:14 +000058 * Initialize the correct interconnect for this cluster during cold
59 * boot. No need for locks as no other CPU is active.
Vikram Kanigiri9d70f0f2014-07-15 16:46:43 +010060 */
Vikram Kanigirifbb13012016-02-15 11:54:14 +000061 fvp_interconnect_init();
Sandrine Bailleuxda797f62015-05-14 14:13:05 +010062
Dan Handley2b6b5742015-03-19 19:17:53 +000063 /*
Vikram Kanigirifbb13012016-02-15 11:54:14 +000064 * Enable coherency in interconnect for the primary CPU's cluster.
Sandrine Bailleuxda797f62015-05-14 14:13:05 +010065 * Earlier bootloader stages might already do this (e.g. Trusted
66 * Firmware's BL1 does it) but we can't assume so. There is no harm in
67 * executing this code twice anyway.
Dan Handley2b6b5742015-03-19 19:17:53 +000068 * FVP PSCI code will enable coherency for other clusters.
69 */
Vikram Kanigirifbb13012016-02-15 11:54:14 +000070 fvp_interconnect_enable();
Jeenu Viswambharan9e78b922017-07-18 15:42:50 +010071
Alexei Fedorov7131d832019-08-16 14:15:59 +010072 /* Initialize System level generic or SP804 timer */
73 fvp_timer_init();
74
Alexei Fedorov6b4a5f02019-04-26 12:07:07 +010075 /* On FVP RevC, initialize SMMUv3 */
Antonio Nino Diaze0b757d2018-08-24 16:30:29 +010076 if ((arm_config.flags & ARM_CONFIG_FVP_HAS_SMMUV3) != 0U)
Jeenu Viswambharan9e78b922017-07-18 15:42:50 +010077 smmuv3_init(PLAT_FVP_SMMUV3_BASE);
Madhukar Pappireddyae9677b2020-01-27 13:37:51 -060078}
79
80void __init bl31_plat_arch_setup(void)
81{
Manish V Badarkhe86854e72022-03-15 16:05:58 +000082 int rc __unused;
83 uintptr_t hw_config_base_align __unused;
84 size_t mapped_size_align __unused;
85
Madhukar Pappireddyae9677b2020-01-27 13:37:51 -060086 arm_bl31_plat_arch_setup();
87
88 /*
89 * For RESET_TO_BL31 systems, BL31 is the first bootloader to run.
90 * So there is no BL2 to load the HW_CONFIG dtb into memory before
Manish V Badarkhe86854e72022-03-15 16:05:58 +000091 * control is passed to BL31. The code below relies on dynamic mapping
92 * capability, which is not supported by xlat tables lib V1.
93 * TODO: remove the ARM_XLAT_TABLES_LIB_V1 check when its support
94 * gets deprecated.
Madhukar Pappireddyae9677b2020-01-27 13:37:51 -060095 */
Manish V Badarkhe86854e72022-03-15 16:05:58 +000096#if !RESET_TO_BL31 && !BL2_AT_EL3 && !ARM_XLAT_TABLES_LIB_V1
Manish V Badarkhe8717e032020-05-30 17:40:44 +010097 assert(hw_config_info != NULL);
Manish V Badarkhe86854e72022-03-15 16:05:58 +000098 assert(hw_config_info->config_addr != 0UL);
Madhukar Pappireddyae9677b2020-01-27 13:37:51 -060099
Manish V Badarkhe86854e72022-03-15 16:05:58 +0000100 /* Page aligned address and size if necessary */
101 hw_config_base_align = page_align(hw_config_info->config_addr, DOWN);
102 mapped_size_align = page_align(hw_config_info->config_max_size, UP);
103
104 if ((hw_config_info->config_addr != hw_config_base_align) &&
105 (hw_config_info->config_max_size == mapped_size_align)) {
106 mapped_size_align += PAGE_SIZE;
107 }
108
109 /*
110 * map dynamically HW config region with its aligned base address and
111 * size
112 */
113 rc = mmap_add_dynamic_region((unsigned long long)hw_config_base_align,
114 hw_config_base_align,
115 mapped_size_align,
116 MT_RO_DATA);
117 if (rc != 0) {
118 ERROR("Error while mapping HW_CONFIG device tree (%d).\n", rc);
119 panic();
120 }
121
122 /* Populate HW_CONFIG device tree with the mapped address */
Manish V Badarkhe8717e032020-05-30 17:40:44 +0100123 fconf_populate("HW_CONFIG", hw_config_info->config_addr);
Manish V Badarkhe86854e72022-03-15 16:05:58 +0000124
125 /* unmap the HW_CONFIG memory region */
126 rc = mmap_remove_dynamic_region(hw_config_base_align, mapped_size_align);
127 if (rc != 0) {
128 ERROR("Error while unmapping HW_CONFIG device tree (%d).\n",
129 rc);
130 panic();
131 }
132#endif /* !RESET_TO_BL31 && !BL2_AT_EL3 && !ARM_XLAT_TABLES_LIB_V1 */
Achin Gupta4f6ad662013-10-25 09:08:21 +0100133}
laurenw-arm9656a302020-06-10 16:33:18 -0500134
135unsigned int plat_get_syscnt_freq2(void)
136{
137 unsigned int counter_base_frequency;
138
139#if !RESET_TO_BL31 && !BL2_AT_EL3
140 /* Get the frequency through FCONF API for HW_CONFIG */
141 counter_base_frequency = FCONF_GET_PROPERTY(hw_config, cpu_timer, clock_freq);
142 if (counter_base_frequency > 0U) {
143 return counter_base_frequency;
144 }
145#endif
146
147 /* Read the frequency from Frequency modes table */
148 counter_base_frequency = mmio_read_32(ARM_SYS_CNTCTL_BASE + CNTFID_OFF);
149
150 /* The first entry of the frequency modes table must not be 0 */
151 if (counter_base_frequency == 0U) {
152 panic();
153 }
154
155 return counter_base_frequency;
156}