Patrick Delaunay | 85b5397 | 2018-03-12 10:46:10 +0100 | [diff] [blame] | 1 | if ARCH_STM32MP |
| 2 | |
| 3 | config SPL |
| 4 | select SPL_BOARD_INIT |
| 5 | select SPL_CLK |
| 6 | select SPL_DM |
| 7 | select SPL_DM_SEQ_ALIAS |
Patrick Delaunay | 636279a | 2018-07-09 15:17:21 +0200 | [diff] [blame] | 8 | select SPL_DRIVERS_MISC_SUPPORT |
Patrick Delaunay | 85b5397 | 2018-03-12 10:46:10 +0100 | [diff] [blame] | 9 | select SPL_FRAMEWORK |
| 10 | select SPL_GPIO_SUPPORT |
| 11 | select SPL_LIBCOMMON_SUPPORT |
| 12 | select SPL_LIBGENERIC_SUPPORT |
| 13 | select SPL_OF_CONTROL |
| 14 | select SPL_OF_TRANSLATE |
| 15 | select SPL_PINCTRL |
| 16 | select SPL_REGMAP |
Ley Foon Tan | 9caf712 | 2018-06-14 18:45:19 +0800 | [diff] [blame] | 17 | select SPL_DM_RESET |
Patrick Delaunay | 85b5397 | 2018-03-12 10:46:10 +0100 | [diff] [blame] | 18 | select SPL_SERIAL_SUPPORT |
Patrick Delaunay | fbe5457 | 2019-07-30 19:16:36 +0200 | [diff] [blame] | 19 | select SPL_SPI_LOAD |
Patrick Delaunay | 85b5397 | 2018-03-12 10:46:10 +0100 | [diff] [blame] | 20 | select SPL_SYSCON |
Patrick Delaunay | 8bbadde | 2019-07-30 19:16:33 +0200 | [diff] [blame] | 21 | select SPL_WATCHDOG_SUPPORT if WATCHDOG |
Patrick Delaunay | f860020 | 2019-04-18 17:32:47 +0200 | [diff] [blame] | 22 | imply BOOTSTAGE_STASH if SPL_BOOTSTAGE |
| 23 | imply SPL_BOOTSTAGE if BOOTSTAGE |
Patrick Delaunay | aa4e685 | 2019-02-27 17:01:14 +0100 | [diff] [blame] | 24 | imply SPL_DISPLAY_PRINT |
Patrick Delaunay | 85b5397 | 2018-03-12 10:46:10 +0100 | [diff] [blame] | 25 | imply SPL_LIBDISK_SUPPORT |
| 26 | |
| 27 | config SYS_SOC |
| 28 | default "stm32mp" |
| 29 | |
Patrick Delaunay | 7e517c6 | 2019-04-18 17:32:36 +0200 | [diff] [blame] | 30 | config SYS_MALLOC_LEN |
| 31 | default 0x2000000 |
| 32 | |
Patrick Delaunay | 088b676 | 2019-04-18 17:32:37 +0200 | [diff] [blame] | 33 | config ENV_SIZE |
Patrice Chotard | d83bba4 | 2019-05-07 18:40:47 +0200 | [diff] [blame] | 34 | default 0x2000 |
Patrick Delaunay | 088b676 | 2019-04-18 17:32:37 +0200 | [diff] [blame] | 35 | |
Patrick Delaunay | 310aa8a | 2020-01-13 15:17:42 +0100 | [diff] [blame] | 36 | config STM32MP15x |
| 37 | bool "Support STMicroelectronics STM32MP15x Soc" |
Patrick Delaunay | f8fe21d | 2020-04-01 09:07:33 +0200 | [diff] [blame] | 38 | select ARCH_SUPPORT_PSCI if !TFABOOT |
| 39 | select ARM_SMCCC if TFABOOT |
Lokesh Vutla | 81b1a67 | 2018-04-26 18:21:26 +0530 | [diff] [blame] | 40 | select CPU_V7A |
Patrick Delaunay | f8fe21d | 2020-04-01 09:07:33 +0200 | [diff] [blame] | 41 | select CPU_V7_HAS_NONSEC if !TFABOOT |
Patrick Delaunay | e020737 | 2018-04-16 10:13:24 +0200 | [diff] [blame] | 42 | select CPU_V7_HAS_VIRT |
Patrick Delaunay | de98cbf | 2019-07-02 13:26:07 +0200 | [diff] [blame] | 43 | select OF_BOARD_SETUP |
Patrick Delaunay | 85b5397 | 2018-03-12 10:46:10 +0100 | [diff] [blame] | 44 | select PINCTRL_STM32 |
Patrick Delaunay | b139a5b | 2018-07-09 15:17:20 +0200 | [diff] [blame] | 45 | select STM32_RCC |
Patrick Delaunay | 85b5397 | 2018-03-12 10:46:10 +0100 | [diff] [blame] | 46 | select STM32_RESET |
Patrick Delaunay | 4368e56 | 2019-07-30 19:16:25 +0200 | [diff] [blame] | 47 | select STM32_SERIAL |
Andre Przywara | 7b16925 | 2018-04-12 04:24:46 +0300 | [diff] [blame] | 48 | select SYS_ARCH_TIMER |
Patrick Delaunay | f8fe21d | 2020-04-01 09:07:33 +0200 | [diff] [blame] | 49 | imply SYSRESET_PSCI if TFABOOT |
| 50 | imply SYSRESET_SYSCON if !TFABOOT |
Patrick Delaunay | 310aa8a | 2020-01-13 15:17:42 +0100 | [diff] [blame] | 51 | help |
| 52 | support of STMicroelectronics SOC STM32MP15x family |
| 53 | STM32MP157, STM32MP153 or STM32MP151 |
| 54 | STMicroelectronics MPU with core ARMv7 |
| 55 | dual core A7 for STM32MP157/3, monocore for STM32MP151 |
| 56 | target all the STMicroelectronics board with SOC STM32MP1 family |
| 57 | |
| 58 | choice |
| 59 | prompt "STM32MP15x board select" |
| 60 | optional |
| 61 | |
| 62 | config TARGET_ST_STM32MP15x |
| 63 | bool "STMicroelectronics STM32MP15x boards" |
| 64 | select STM32MP15x |
Patrick Delaunay | 9c07f4a | 2019-04-18 17:32:45 +0200 | [diff] [blame] | 65 | imply BOOTCOUNT_LIMIT |
Patrick Delaunay | 66111eb | 2020-03-10 10:15:03 +0100 | [diff] [blame] | 66 | imply BOOTSTAGE |
Patrick Delaunay | 9c07f4a | 2019-04-18 17:32:45 +0200 | [diff] [blame] | 67 | imply CMD_BOOTCOUNT |
Patrick Delaunay | 66111eb | 2020-03-10 10:15:03 +0100 | [diff] [blame] | 68 | imply CMD_BOOTSTAGE |
Patrick Delaunay | f97beae | 2019-12-03 09:38:58 +0100 | [diff] [blame] | 69 | imply CMD_CLS if CMD_BMP |
Patrick Delaunay | 28a4609 | 2019-07-30 19:16:26 +0200 | [diff] [blame] | 70 | imply DISABLE_CONSOLE |
Patrick Delaunay | fcb4991 | 2019-07-30 19:16:23 +0200 | [diff] [blame] | 71 | imply PRE_CONSOLE_BUFFER |
Patrick Delaunay | 887d9e4 | 2019-07-30 19:16:22 +0200 | [diff] [blame] | 72 | imply SILENT_CONSOLE |
Patrick Delaunay | 85b5397 | 2018-03-12 10:46:10 +0100 | [diff] [blame] | 73 | help |
Patrick Delaunay | 310aa8a | 2020-01-13 15:17:42 +0100 | [diff] [blame] | 74 | target the STMicroelectronics board with SOC STM32MP15x |
| 75 | managed by board/st/stm32mp1: |
| 76 | Evalulation board (EV1) or Discovery board (DK1 and DK2). |
| 77 | The difference between board are managed with devicetree |
| 78 | |
Marek Vasut | 5ff0529 | 2020-01-24 18:39:16 +0100 | [diff] [blame] | 79 | config TARGET_DH_STM32MP1_PDK2 |
| 80 | bool "DH STM32MP1 PDK2" |
| 81 | select STM32MP15x |
| 82 | imply BOOTCOUNT_LIMIT |
| 83 | imply CMD_BOOTCOUNT |
| 84 | help |
| 85 | Target the DH PDK2 development kit with STM32MP15x SoM. |
| 86 | |
Patrick Delaunay | 310aa8a | 2020-01-13 15:17:42 +0100 | [diff] [blame] | 87 | endchoice |
Patrick Delaunay | 85b5397 | 2018-03-12 10:46:10 +0100 | [diff] [blame] | 88 | |
Patrick Delaunay | ff215a4 | 2019-07-02 13:26:06 +0200 | [diff] [blame] | 89 | config STM32MP1_OPTEE |
| 90 | bool "Support trusted boot with TF-A and OP-TEE" |
Patrick Delaunay | f8fe21d | 2020-04-01 09:07:33 +0200 | [diff] [blame] | 91 | depends on TFABOOT |
Patrick Delaunay | ff215a4 | 2019-07-02 13:26:06 +0200 | [diff] [blame] | 92 | default n |
| 93 | help |
| 94 | Say Y here to enable boot with TF-A and OP-TEE |
| 95 | Trusted boot chain is : |
| 96 | BootRom => TF-A.stm32 (clock & DDR) => OP-TEE => U-Boot.stm32 |
| 97 | OP-TEE monitor provides ST SMC to access to secure resources |
Patrick Delaunay | 5d06141 | 2019-02-12 11:44:39 +0100 | [diff] [blame] | 98 | |
Patrick Delaunay | 85b5397 | 2018-03-12 10:46:10 +0100 | [diff] [blame] | 99 | config SYS_TEXT_BASE |
Patrick Delaunay | 85b5397 | 2018-03-12 10:46:10 +0100 | [diff] [blame] | 100 | default 0xC0100000 |
Patrick Delaunay | 85b5397 | 2018-03-12 10:46:10 +0100 | [diff] [blame] | 101 | |
Patrick Delaunay | 6d3cbf3 | 2019-02-27 17:01:15 +0100 | [diff] [blame] | 102 | config NR_DRAM_BANKS |
| 103 | default 1 |
| 104 | |
Patrick Delaunay | fc69c68 | 2018-03-20 10:54:54 +0100 | [diff] [blame] | 105 | config SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION_MMC2 |
| 106 | hex "Partition on MMC2 to use to load U-Boot from" |
| 107 | depends on SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION |
| 108 | default 1 |
| 109 | help |
| 110 | Partition on the second MMC to load U-Boot from when the MMC is being |
| 111 | used in raw mode |
| 112 | |
Patrick Delaunay | 43f214c | 2019-07-05 17:20:15 +0200 | [diff] [blame] | 113 | config STM32_ETZPC |
| 114 | bool "STM32 Extended TrustZone Protection" |
Patrick Delaunay | 3a6e387 | 2020-03-10 16:05:43 +0100 | [diff] [blame] | 115 | depends on STM32MP15x |
Patrick Delaunay | 43f214c | 2019-07-05 17:20:15 +0200 | [diff] [blame] | 116 | default y |
| 117 | help |
| 118 | Say y to enable STM32 Extended TrustZone Protection |
| 119 | |
Patrick Delaunay | 109d13f | 2019-07-05 17:20:17 +0200 | [diff] [blame] | 120 | config CMD_STM32KEY |
| 121 | bool "command stm32key to fuse public key hash" |
| 122 | default y |
| 123 | depends on CMD_FUSE |
| 124 | help |
| 125 | fuse public key hash in corresponding fuse used to authenticate |
| 126 | binary. |
| 127 | |
Patrick Delaunay | fcb4991 | 2019-07-30 19:16:23 +0200 | [diff] [blame] | 128 | |
| 129 | config PRE_CON_BUF_ADDR |
| 130 | default 0xC02FF000 |
| 131 | |
| 132 | config PRE_CON_BUF_SZ |
| 133 | default 4096 |
| 134 | |
Patrick Delaunay | f860020 | 2019-04-18 17:32:47 +0200 | [diff] [blame] | 135 | config BOOTSTAGE_STASH_ADDR |
| 136 | default 0xC3000000 |
| 137 | |
Patrick Delaunay | 9c07f4a | 2019-04-18 17:32:45 +0200 | [diff] [blame] | 138 | if BOOTCOUNT_LIMIT |
| 139 | config SYS_BOOTCOUNT_SINGLEWORD |
| 140 | default y |
| 141 | |
| 142 | # TAMP_BOOTCOUNT = TAMP_BACKUP_REGISTER(21) |
| 143 | config SYS_BOOTCOUNT_ADDR |
| 144 | default 0x5C00A154 |
| 145 | endif |
| 146 | |
Patrick Delaunay | 82168e8 | 2018-05-17 14:50:46 +0200 | [diff] [blame] | 147 | if DEBUG_UART |
| 148 | |
| 149 | config DEBUG_UART_BOARD_INIT |
| 150 | default y |
| 151 | |
| 152 | # debug on UART4 by default |
| 153 | config DEBUG_UART_BASE |
| 154 | default 0x40010000 |
| 155 | |
| 156 | # clock source is HSI on reset |
| 157 | config DEBUG_UART_CLOCK |
| 158 | default 64000000 |
| 159 | endif |
| 160 | |
Patrick Delaunay | 6d3cbf3 | 2019-02-27 17:01:15 +0100 | [diff] [blame] | 161 | source "board/st/stm32mp1/Kconfig" |
Marek Vasut | 5ff0529 | 2020-01-24 18:39:16 +0100 | [diff] [blame] | 162 | source "board/dhelectronics/dh_stm32mp1/Kconfig" |
Patrick Delaunay | 6d3cbf3 | 2019-02-27 17:01:15 +0100 | [diff] [blame] | 163 | |
Patrick Delaunay | 85b5397 | 2018-03-12 10:46:10 +0100 | [diff] [blame] | 164 | endif |