blob: 5e72fac7f97bf63fcedaff9309cb8f8421fe9eb2 [file] [log] [blame]
Ian Campbelld8e69e02014-10-24 21:20:44 +01001if ARCH_SUNXI
2
Hans de Goedef07872b2015-04-06 20:33:34 +02003# Note only one of these may be selected at a time! But hidden choices are
4# not supported by Kconfig
5config SUNXI_GEN_SUN4I
6 bool
7 ---help---
8 Select this for sunxi SoCs which have resets and clocks set up
9 as the original A10 (mach-sun4i).
10
11config SUNXI_GEN_SUN6I
12 bool
13 ---help---
14 Select this for sunxi SoCs which have sun6i like periphery, like
15 separate ahb reset control registers, custom pmic bus, new style
16 watchdog, etc.
17
18
Ian Campbelld8e69e02014-10-24 21:20:44 +010019choice
20 prompt "Sunxi SoC Variant"
Joe Hershbergerf0699602015-05-12 14:46:23 -050021 optional
Ian Campbelld8e69e02014-10-24 21:20:44 +010022
Ian Campbell4a24a1c2014-10-24 21:20:45 +010023config MACH_SUN4I
Ian Campbelld8e69e02014-10-24 21:20:44 +010024 bool "sun4i (Allwinner A10)"
25 select CPU_V7
Hans de Goedef07872b2015-04-06 20:33:34 +020026 select SUNXI_GEN_SUN4I
Ian Campbelld8e69e02014-10-24 21:20:44 +010027 select SUPPORT_SPL
28
Ian Campbell4a24a1c2014-10-24 21:20:45 +010029config MACH_SUN5I
Ian Campbelld8e69e02014-10-24 21:20:44 +010030 bool "sun5i (Allwinner A13)"
31 select CPU_V7
Hans de Goedef07872b2015-04-06 20:33:34 +020032 select SUNXI_GEN_SUN4I
Ian Campbelld8e69e02014-10-24 21:20:44 +010033 select SUPPORT_SPL
34
Ian Campbell4a24a1c2014-10-24 21:20:45 +010035config MACH_SUN6I
Ian Campbelld8e69e02014-10-24 21:20:44 +010036 bool "sun6i (Allwinner A31)"
37 select CPU_V7
Chen-Yu Tsaif31017c2015-05-28 21:25:32 +080038 select CPU_V7_HAS_NONSEC
39 select CPU_V7_HAS_VIRT
Hans de Goedef07872b2015-04-06 20:33:34 +020040 select SUNXI_GEN_SUN6I
Hans de Goedea5403b92014-10-25 20:18:10 +020041 select SUPPORT_SPL
Chen-Yu Tsaif31017c2015-05-28 21:25:32 +080042 select ARMV7_BOOT_SEC_DEFAULT if OLD_SUNXI_KERNEL_COMPAT
Ian Campbelld8e69e02014-10-24 21:20:44 +010043
Ian Campbell4a24a1c2014-10-24 21:20:45 +010044config MACH_SUN7I
Ian Campbelld8e69e02014-10-24 21:20:44 +010045 bool "sun7i (Allwinner A20)"
46 select CPU_V7
Hans de Goede85437352014-11-14 09:34:30 +010047 select CPU_V7_HAS_NONSEC
48 select CPU_V7_HAS_VIRT
Hans de Goedef07872b2015-04-06 20:33:34 +020049 select SUNXI_GEN_SUN4I
Ian Campbelld8e69e02014-10-24 21:20:44 +010050 select SUPPORT_SPL
Hans de Goedea5636382014-10-24 20:12:04 +020051 select ARMV7_BOOT_SEC_DEFAULT if OLD_SUNXI_KERNEL_COMPAT
Ian Campbelld8e69e02014-10-24 21:20:44 +010052
Hans de Goedef055ed62015-04-06 20:55:39 +020053config MACH_SUN8I_A23
Ian Campbelld8e69e02014-10-24 21:20:44 +010054 bool "sun8i (Allwinner A23)"
55 select CPU_V7
Chen-Yu Tsai5acec7c2015-05-28 21:25:34 +080056 select CPU_V7_HAS_NONSEC
57 select CPU_V7_HAS_VIRT
Hans de Goedef07872b2015-04-06 20:33:34 +020058 select SUNXI_GEN_SUN6I
Hans de Goede966d2392014-12-07 14:34:27 +010059 select SUPPORT_SPL
Chen-Yu Tsai5acec7c2015-05-28 21:25:34 +080060 select ARMV7_BOOT_SEC_DEFAULT if OLD_SUNXI_KERNEL_COMPAT
Ian Campbelld8e69e02014-10-24 21:20:44 +010061
Vishnu Patekar3702f142015-03-01 23:47:48 +053062config MACH_SUN8I_A33
63 bool "sun8i (Allwinner A33)"
64 select CPU_V7
Chen-Yu Tsai5acec7c2015-05-28 21:25:34 +080065 select CPU_V7_HAS_NONSEC
66 select CPU_V7_HAS_VIRT
Vishnu Patekar3702f142015-03-01 23:47:48 +053067 select SUNXI_GEN_SUN6I
68 select SUPPORT_SPL
Chen-Yu Tsai5acec7c2015-05-28 21:25:34 +080069 select ARMV7_BOOT_SEC_DEFAULT if OLD_SUNXI_KERNEL_COMPAT
Vishnu Patekar3702f142015-03-01 23:47:48 +053070
Jens Kuskef9770722015-11-17 15:12:58 +010071config MACH_SUN8I_H3
72 bool "sun8i (Allwinner H3)"
73 select CPU_V7
Chen-Yu Tsaiaa9ab0e2016-01-06 15:13:09 +080074 select CPU_V7_HAS_NONSEC
75 select CPU_V7_HAS_VIRT
Jens Kuskef9770722015-11-17 15:12:58 +010076 select SUNXI_GEN_SUN6I
Jens Kuske53f018e2015-11-17 15:12:59 +010077 select SUPPORT_SPL
Chen-Yu Tsaiaa9ab0e2016-01-06 15:13:09 +080078 select ARMV7_BOOT_SEC_DEFAULT if OLD_SUNXI_KERNEL_COMPAT
Jens Kuskef9770722015-11-17 15:12:58 +010079
vishnupatekarcdf1e482015-11-29 01:07:19 +080080config MACH_SUN8I_A83T
81 bool "sun8i (Allwinner A83T)"
82 select CPU_V7
83 select SUNXI_GEN_SUN6I
84 select SUPPORT_SPL
85
Hans de Goede7bfe2bb2015-01-13 19:25:06 +010086config MACH_SUN9I
87 bool "sun9i (Allwinner A80)"
88 select CPU_V7
89 select SUNXI_GEN_SUN6I
90
Ian Campbelld8e69e02014-10-24 21:20:44 +010091endchoice
Maxime Ripard2c519412014-10-03 20:16:29 +080092
Hans de Goedef055ed62015-04-06 20:55:39 +020093# The sun8i SoCs share a lot, this helps to avoid a lot of "if A23 || A33"
94config MACH_SUN8I
95 bool
vishnupatekarcdf1e482015-11-29 01:07:19 +080096 default y if MACH_SUN8I_A23 || MACH_SUN8I_A33 || MACH_SUN8I_H3 || MACH_SUN8I_A83T
Hans de Goedef055ed62015-04-06 20:55:39 +020097
Vishnu Patekarc49936f2016-01-12 01:20:58 +080098config DRAM_TYPE
99 int "sunxi dram type"
100 depends on MACH_SUN8I_A83T
101 default 3
102 ---help---
103 Set the dram type, 3: DDR3, 7: LPDDR3
Hans de Goedef055ed62015-04-06 20:55:39 +0200104
Hans de Goede3aeaa282014-11-15 19:46:39 +0100105config DRAM_CLK
Hans de Goede59d9fc72015-01-17 14:24:55 +0100106 int "sunxi dram clock speed"
107 default 312 if MACH_SUN6I || MACH_SUN8I
108 default 360 if MACH_SUN4I || MACH_SUN5I || MACH_SUN7I
Hans de Goede3aeaa282014-11-15 19:46:39 +0100109 ---help---
110 Set the dram clock speed, valid range 240 - 480, must be a multiple
Hans de Goede06ddc452015-01-25 11:29:27 +0100111 of 24.
Hans de Goede3aeaa282014-11-15 19:46:39 +0100112
Siarhei Siamashka47359bb2015-02-01 00:27:06 +0200113if MACH_SUN5I || MACH_SUN7I
114config DRAM_MBUS_CLK
115 int "sunxi mbus clock speed"
116 default 300
117 ---help---
118 Set the mbus clock speed. The maximum on sun5i hardware is 300MHz.
119
120endif
121
Hans de Goede3aeaa282014-11-15 19:46:39 +0100122config DRAM_ZQ
Hans de Goede59d9fc72015-01-17 14:24:55 +0100123 int "sunxi dram zq value"
124 default 123 if MACH_SUN4I || MACH_SUN5I || MACH_SUN6I || MACH_SUN8I
125 default 127 if MACH_SUN7I
Hans de Goede3aeaa282014-11-15 19:46:39 +0100126 ---help---
Hans de Goede06ddc452015-01-25 11:29:27 +0100127 Set the dram zq value.
Hans de Goede3aeaa282014-11-15 19:46:39 +0100128
Hans de Goedeffdc05c2015-05-13 15:00:46 +0200129config DRAM_ODT_EN
130 bool "sunxi dram odt enable"
131 default n if !MACH_SUN8I_A23
132 default y if MACH_SUN8I_A23
133 ---help---
134 Select this to enable dram odt (on die termination).
135
Hans de Goede59d9fc72015-01-17 14:24:55 +0100136if MACH_SUN4I || MACH_SUN5I || MACH_SUN7I
137config DRAM_EMR1
138 int "sunxi dram emr1 value"
139 default 0 if MACH_SUN4I
140 default 4 if MACH_SUN5I || MACH_SUN7I
141 ---help---
Hans de Goede06ddc452015-01-25 11:29:27 +0100142 Set the dram controller emr1 value.
Siarhei Siamashka9900db12015-02-01 00:27:05 +0200143
Siarhei Siamashka47359bb2015-02-01 00:27:06 +0200144config DRAM_TPR3
145 hex "sunxi dram tpr3 value"
146 default 0
147 ---help---
148 Set the dram controller tpr3 parameter. This parameter configures
149 the delay on the command lane and also phase shifts, which are
150 applied for sampling incoming read data. The default value 0
151 means that no phase/delay adjustments are necessary. Properly
152 configuring this parameter increases reliability at high DRAM
153 clock speeds.
154
155config DRAM_DQS_GATING_DELAY
156 hex "sunxi dram dqs_gating_delay value"
157 default 0
158 ---help---
159 Set the dram controller dqs_gating_delay parmeter. Each byte
160 encodes the DQS gating delay for each byte lane. The delay
161 granularity is 1/4 cycle. For example, the value 0x05060606
162 means that the delay is 5 quarter-cycles for one lane (1.25
163 cycles) and 6 quarter-cycles (1.5 cycles) for 3 other lanes.
164 The default value 0 means autodetection. The results of hardware
165 autodetection are not very reliable and depend on the chip
166 temperature (sometimes producing different results on cold start
167 and warm reboot). But the accuracy of hardware autodetection
168 is usually good enough, unless running at really high DRAM
169 clocks speeds (up to 600MHz). If unsure, keep as 0.
170
Siarhei Siamashka9900db12015-02-01 00:27:05 +0200171choice
172 prompt "sunxi dram timings"
173 default DRAM_TIMINGS_VENDOR_MAGIC
174 ---help---
175 Select the timings of the DDR3 chips.
176
177config DRAM_TIMINGS_VENDOR_MAGIC
178 bool "Magic vendor timings from Android"
179 ---help---
180 The same DRAM timings as in the Allwinner boot0 bootloader.
181
182config DRAM_TIMINGS_DDR3_1066F_1333H
183 bool "JEDEC DDR3-1333H with down binning to DDR3-1066F"
184 ---help---
185 Use the timings of the standard JEDEC DDR3-1066F speed bin for
186 DRAM_CLK <= 533MHz and the timings of the DDR3-1333H speed bin
187 for DRAM_CLK > 533MHz. This covers the majority of DDR3 chips
188 used in Allwinner A10/A13/A20 devices. In the case of DDR3-1333
189 or DDR3-1600 chips, be sure to check the DRAM datasheet to confirm
190 that down binning to DDR3-1066F is supported (because DDR3-1066F
191 uses a bit faster timings than DDR3-1333H).
192
193config DRAM_TIMINGS_DDR3_800E_1066G_1333J
194 bool "JEDEC DDR3-800E / DDR3-1066G / DDR3-1333J"
195 ---help---
196 Use the timings of the slowest possible JEDEC speed bin for the
197 selected DRAM_CLK. Depending on the DRAM_CLK value, it may be
198 DDR3-800E, DDR3-1066G or DDR3-1333J.
199
200endchoice
201
Hans de Goede3aeaa282014-11-15 19:46:39 +0100202endif
203
Hans de Goedeffdc05c2015-05-13 15:00:46 +0200204if MACH_SUN8I_A23
205config DRAM_ODT_CORRECTION
206 int "sunxi dram odt correction value"
207 default 0
208 ---help---
209 Set the dram odt correction value (range -255 - 255). In allwinner
210 fex files, this option is found in bits 8-15 of the u32 odt_en variable
211 in the [dram] section. When bit 31 of the odt_en variable is set
212 then the correction is negative. Usually the value for this is 0.
213endif
214
Iain Paton630df142015-03-28 10:26:38 +0000215config SYS_CLK_FREQ
216 default 912000000 if MACH_SUN7I
217 default 1008000000 if MACH_SUN4I || MACH_SUN5I || MACH_SUN6I || MACH_SUN8I
218
Maxime Ripard2c519412014-10-03 20:16:29 +0800219config SYS_CONFIG_NAME
Ian Campbell4a24a1c2014-10-24 21:20:45 +0100220 default "sun4i" if MACH_SUN4I
221 default "sun5i" if MACH_SUN5I
222 default "sun6i" if MACH_SUN6I
223 default "sun7i" if MACH_SUN7I
224 default "sun8i" if MACH_SUN8I
Hans de Goede7bfe2bb2015-01-13 19:25:06 +0100225 default "sun9i" if MACH_SUN9I
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900226
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900227config SYS_BOARD
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900228 default "sunxi"
229
230config SYS_SOC
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900231 default "sunxi"
232
Siarhei Siamashka121161f2014-12-25 02:34:47 +0200233config UART0_PORT_F
234 bool "UART0 on MicroSD breakout board"
Siarhei Siamashka121161f2014-12-25 02:34:47 +0200235 default n
236 ---help---
237 Repurpose the SD card slot for getting access to the UART0 serial
238 console. Primarily useful only for low level u-boot debugging on
239 tablets, where normal UART0 is difficult to access and requires
240 device disassembly and/or soldering. As the SD card can't be used
241 at the same time, the system can be only booted in the FEL mode.
242 Only enable this if you really know what you are doing.
243
Hans de Goede05e5bcb2014-10-22 14:56:36 +0200244config OLD_SUNXI_KERNEL_COMPAT
245 boolean "Enable workarounds for booting old kernels"
246 default n
247 ---help---
248 Set this to enable various workarounds for old kernels, this results in
249 sub-optimal settings for newer kernels, only enable if needed.
250
Maxime Riparde0c7aa42015-10-15 22:04:07 +0200251config MMC
252 depends on !UART0_PORT_F
253 default y if ARCH_SUNXI
254
Hans de Goede7412ef82014-10-02 20:29:26 +0200255config MMC0_CD_PIN
256 string "Card detect pin for mmc0"
257 default ""
258 ---help---
259 Set the card detect pin for mmc0, leave empty to not use cd. This
260 takes a string in the format understood by sunxi_name_to_gpio, e.g.
261 PH1 for pin 1 of port H.
262
263config MMC1_CD_PIN
264 string "Card detect pin for mmc1"
265 default ""
266 ---help---
267 See MMC0_CD_PIN help text.
268
269config MMC2_CD_PIN
270 string "Card detect pin for mmc2"
271 default ""
272 ---help---
273 See MMC0_CD_PIN help text.
274
275config MMC3_CD_PIN
276 string "Card detect pin for mmc3"
277 default ""
278 ---help---
279 See MMC0_CD_PIN help text.
280
Paul Kocialkowskid390d8c2015-03-22 18:12:23 +0100281config MMC1_PINS
282 string "Pins for mmc1"
283 default ""
284 ---help---
285 Set the pins used for mmc1, when applicable. This takes a string in the
286 format understood by sunxi_name_to_gpio_bank, e.g. PH for port H.
287
288config MMC2_PINS
289 string "Pins for mmc2"
290 default ""
291 ---help---
292 See MMC1_PINS help text.
293
294config MMC3_PINS
295 string "Pins for mmc3"
296 default ""
297 ---help---
298 See MMC1_PINS help text.
299
Hans de Goedeaf593e42014-10-02 20:43:50 +0200300config MMC_SUNXI_SLOT_EXTRA
301 int "mmc extra slot number"
302 default -1
303 ---help---
304 sunxi builds always enable mmc0, some boards also have a second sdcard
305 slot or emmc on mmc1 - mmc3. Setting this to 1, 2 or 3 will enable
306 support for this.
307
Hans de Goedee7b852a2015-01-07 15:26:06 +0100308config USB0_VBUS_PIN
309 string "Vbus enable pin for usb0 (otg)"
310 default ""
311 ---help---
312 Set the Vbus enable pin for usb0 (otg). This takes a string in the
313 format understood by sunxi_name_to_gpio, e.g. PH1 for pin 1 of port H.
314
Hans de Goedeeaa0d702015-02-16 22:13:43 +0100315config USB0_VBUS_DET
316 string "Vbus detect pin for usb0 (otg)"
Hans de Goedeeaa0d702015-02-16 22:13:43 +0100317 default ""
318 ---help---
319 Set the Vbus detect pin for usb0 (otg). This takes a string in the
320 format understood by sunxi_name_to_gpio, e.g. PH1 for pin 1 of port H.
321
Hans de Goedeaadd97f2015-06-14 17:29:53 +0200322config USB0_ID_DET
323 string "ID detect pin for usb0 (otg)"
324 default ""
325 ---help---
326 Set the ID detect pin for usb0 (otg). This takes a string in the
327 format understood by sunxi_name_to_gpio, e.g. PH1 for pin 1 of port H.
328
Hans de Goedeaf4273b2014-11-07 16:09:00 +0100329config USB1_VBUS_PIN
330 string "Vbus enable pin for usb1 (ehci0)"
331 default "PH6" if MACH_SUN4I || MACH_SUN7I
Hans de Goedeb5ab8ce2014-11-07 14:51:12 +0100332 default "PH27" if MACH_SUN6I
Hans de Goedeaf4273b2014-11-07 16:09:00 +0100333 ---help---
334 Set the Vbus enable pin for usb1 (ehci0, usb0 is the otg). This takes
335 a string in the format understood by sunxi_name_to_gpio, e.g.
336 PH1 for pin 1 of port H.
337
338config USB2_VBUS_PIN
339 string "Vbus enable pin for usb2 (ehci1)"
340 default "PH3" if MACH_SUN4I || MACH_SUN7I
Hans de Goedeb5ab8ce2014-11-07 14:51:12 +0100341 default "PH24" if MACH_SUN6I
Hans de Goedeaf4273b2014-11-07 16:09:00 +0100342 ---help---
343 See USB1_VBUS_PIN help text.
344
Hans de Goedea60c3fc2016-03-18 08:42:01 +0100345config USB3_VBUS_PIN
346 string "Vbus enable pin for usb3 (ehci2)"
347 default ""
348 ---help---
349 See USB1_VBUS_PIN help text.
350
Paul Kocialkowski0a3ec0a2015-04-10 23:09:52 +0200351config I2C0_ENABLE
352 bool "Enable I2C/TWI controller 0"
353 default y if MACH_SUN4I || MACH_SUN5I || MACH_SUN7I
354 default n if MACH_SUN6I || MACH_SUN8I
355 ---help---
356 This allows enabling I2C/TWI controller 0 by muxing its pins, enabling
357 its clock and setting up the bus. This is especially useful on devices
358 with slaves connected to the bus or with pins exposed through e.g. an
359 expansion port/header.
360
361config I2C1_ENABLE
362 bool "Enable I2C/TWI controller 1"
363 default n
364 ---help---
365 See I2C0_ENABLE help text.
366
367config I2C2_ENABLE
368 bool "Enable I2C/TWI controller 2"
369 default n
370 ---help---
371 See I2C0_ENABLE help text.
372
373if MACH_SUN6I || MACH_SUN7I
374config I2C3_ENABLE
375 bool "Enable I2C/TWI controller 3"
376 default n
377 ---help---
378 See I2C0_ENABLE help text.
379endif
380
Jelle van der Waa3f3a3092016-02-23 18:47:19 +0100381if SUNXI_GEN_SUN6I
Jelle van der Waa8d3d7c12016-01-14 14:06:26 +0100382config R_I2C_ENABLE
383 bool "Enable the PRCM I2C/TWI controller"
Jelle van der Waa3f3a3092016-02-23 18:47:19 +0100384 # This is used for the pmic on H3
385 default y if SY8106A_POWER
Jelle van der Waa8d3d7c12016-01-14 14:06:26 +0100386 ---help---
387 Set this to y to enable the I2C controller which is part of the PRCM.
Jelle van der Waa3f3a3092016-02-23 18:47:19 +0100388endif
Jelle van der Waa8d3d7c12016-01-14 14:06:26 +0100389
Paul Kocialkowski0a3ec0a2015-04-10 23:09:52 +0200390if MACH_SUN7I
391config I2C4_ENABLE
392 bool "Enable I2C/TWI controller 4"
393 default n
394 ---help---
395 See I2C0_ENABLE help text.
396endif
397
Hans de Goede3ae1d132015-04-25 17:25:14 +0200398config AXP_GPIO
399 boolean "Enable support for gpio-s on axp PMICs"
400 default n
401 ---help---
402 Say Y here to enable support for the gpio pins of the axp PMIC ICs.
403
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200404config VIDEO
Hans de Goede7e68a1b2014-12-21 16:28:32 +0100405 boolean "Enable graphical uboot console on HDMI, LCD or VGA"
vishnupatekarcdf1e482015-11-29 01:07:19 +0800406 depends on !MACH_SUN8I_A83T
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200407 default y
408 ---help---
Hans de Goede7e68a1b2014-12-21 16:28:32 +0100409 Say Y here to add support for using a cfb console on the HDMI, LCD
410 or VGA output found on most sunxi devices. See doc/README.video for
411 info on how to select the video output and mode.
412
Hans de Goedee9544592014-12-23 23:04:35 +0100413config VIDEO_HDMI
414 boolean "HDMI output support"
415 depends on VIDEO && !MACH_SUN8I
416 default y
417 ---help---
418 Say Y here to add support for outputting video over HDMI.
419
Hans de Goede260f5202014-12-25 13:58:06 +0100420config VIDEO_VGA
421 boolean "VGA output support"
422 depends on VIDEO && (MACH_SUN4I || MACH_SUN7I)
423 default n
424 ---help---
425 Say Y here to add support for outputting video over VGA.
426
Hans de Goedeac1633c2014-12-24 12:17:07 +0100427config VIDEO_VGA_VIA_LCD
428 boolean "VGA via LCD controller support"
Chen-Yu Tsai39ca4c12015-01-12 18:02:10 +0800429 depends on VIDEO && (MACH_SUN5I || MACH_SUN6I || MACH_SUN8I)
Hans de Goedeac1633c2014-12-24 12:17:07 +0100430 default n
431 ---help---
432 Say Y here to add support for external DACs connected to the parallel
433 LCD interface driving a VGA connector, such as found on the
434 Olimex A13 boards.
435
Hans de Goede18366f72015-01-25 15:33:07 +0100436config VIDEO_VGA_VIA_LCD_FORCE_SYNC_ACTIVE_HIGH
437 boolean "Force sync active high for VGA via LCD controller support"
438 depends on VIDEO_VGA_VIA_LCD
439 default n
440 ---help---
441 Say Y here if you've a board which uses opendrain drivers for the vga
442 hsync and vsync signals. Opendrain drivers cannot generate steep enough
443 positive edges for a stable video output, so on boards with opendrain
444 drivers the sync signals must always be active high.
445
Chen-Yu Tsai9ed19522015-01-12 18:02:11 +0800446config VIDEO_VGA_EXTERNAL_DAC_EN
447 string "LCD panel power enable pin"
448 depends on VIDEO_VGA_VIA_LCD
449 default ""
450 ---help---
451 Set the enable pin for the external VGA DAC. This takes a string in the
452 format understood by sunxi_name_to_gpio, e.g. PH1 for pin 1 of port H.
453
Hans de Goedec06e00e2015-08-03 19:20:26 +0200454config VIDEO_COMPOSITE
455 boolean "Composite video output support"
456 depends on VIDEO && (MACH_SUN4I || MACH_SUN5I || MACH_SUN7I)
457 default n
458 ---help---
459 Say Y here to add support for outputting composite video.
460
Hans de Goede7e68a1b2014-12-21 16:28:32 +0100461config VIDEO_LCD_MODE
462 string "LCD panel timing details"
463 depends on VIDEO
464 default ""
465 ---help---
466 LCD panel timing details string, leave empty if there is no LCD panel.
467 This is in drivers/video/videomodes.c: video_get_params() format, e.g.
468 x:800,y:480,depth:18,pclk_khz:33000,le:16,ri:209,up:22,lo:22,hs:30,vs:1,sync:0,vmode:0
Hans de Goede924c8932015-08-16 11:23:42 +0200469 Also see: http://linux-sunxi.org/LCD
Hans de Goede7e68a1b2014-12-21 16:28:32 +0100470
Hans de Goede481b6642015-01-13 13:21:46 +0100471config VIDEO_LCD_DCLK_PHASE
472 int "LCD panel display clock phase"
473 depends on VIDEO
474 default 1
475 ---help---
476 Select LCD panel display clock phase shift, range 0-3.
477
Hans de Goede7e68a1b2014-12-21 16:28:32 +0100478config VIDEO_LCD_POWER
479 string "LCD panel power enable pin"
480 depends on VIDEO
481 default ""
482 ---help---
483 Set the power enable pin for the LCD panel. This takes a string in the
484 format understood by sunxi_name_to_gpio, e.g. PH1 for pin 1 of port H.
485
Hans de Goedece9e3322015-02-16 17:26:41 +0100486config VIDEO_LCD_RESET
487 string "LCD panel reset pin"
488 depends on VIDEO
489 default ""
490 ---help---
491 Set the reset pin for the LCD panel. This takes a string in the format
492 understood by sunxi_name_to_gpio, e.g. PH1 for pin 1 of port H.
493
Hans de Goede7e68a1b2014-12-21 16:28:32 +0100494config VIDEO_LCD_BL_EN
495 string "LCD panel backlight enable pin"
496 depends on VIDEO
497 default ""
498 ---help---
499 Set the backlight enable pin for the LCD panel. This takes a string in the
500 the format understood by sunxi_name_to_gpio, e.g. PH1 for pin 1 of
501 port H.
502
503config VIDEO_LCD_BL_PWM
504 string "LCD panel backlight pwm pin"
505 depends on VIDEO
506 default ""
507 ---help---
508 Set the backlight pwm pin for the LCD panel. This takes a string in the
509 format understood by sunxi_name_to_gpio, e.g. PH1 for pin 1 of port H.
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200510
Hans de Goede2d5d3022015-01-22 21:02:42 +0100511config VIDEO_LCD_BL_PWM_ACTIVE_LOW
512 bool "LCD panel backlight pwm is inverted"
513 depends on VIDEO
514 default y
515 ---help---
516 Set this if the backlight pwm output is active low.
517
Hans de Goedea5b4cfe2015-02-16 17:23:25 +0100518config VIDEO_LCD_PANEL_I2C
519 bool "LCD panel needs to be configured via i2c"
520 depends on VIDEO
Hans de Goede6de9f762015-03-07 12:00:02 +0100521 default n
Hans de Goedea5b4cfe2015-02-16 17:23:25 +0100522 ---help---
523 Say y here if the LCD panel needs to be configured via i2c. This
524 will add a bitbang i2c controller using gpios to talk to the LCD.
525
526config VIDEO_LCD_PANEL_I2C_SDA
527 string "LCD panel i2c interface SDA pin"
528 depends on VIDEO_LCD_PANEL_I2C
529 default "PG12"
530 ---help---
531 Set the SDA pin for the LCD i2c interface. This takes a string in the
532 format understood by sunxi_name_to_gpio, e.g. PH1 for pin 1 of port H.
533
534config VIDEO_LCD_PANEL_I2C_SCL
535 string "LCD panel i2c interface SCL pin"
536 depends on VIDEO_LCD_PANEL_I2C
537 default "PG10"
538 ---help---
539 Set the SCL pin for the LCD i2c interface. This takes a string in the
540 format understood by sunxi_name_to_gpio, e.g. PH1 for pin 1 of port H.
541
Hans de Goede797a0f52015-01-01 22:04:34 +0100542
543# Note only one of these may be selected at a time! But hidden choices are
544# not supported by Kconfig
545config VIDEO_LCD_IF_PARALLEL
546 bool
547
548config VIDEO_LCD_IF_LVDS
549 bool
550
551
552choice
553 prompt "LCD panel support"
554 depends on VIDEO
555 ---help---
556 Select which type of LCD panel to support.
557
558config VIDEO_LCD_PANEL_PARALLEL
559 bool "Generic parallel interface LCD panel"
560 select VIDEO_LCD_IF_PARALLEL
561
562config VIDEO_LCD_PANEL_LVDS
563 bool "Generic lvds interface LCD panel"
564 select VIDEO_LCD_IF_LVDS
565
Siarhei Siamashkac02f0522015-01-19 05:23:33 +0200566config VIDEO_LCD_PANEL_MIPI_4_LANE_513_MBPS_VIA_SSD2828
567 bool "MIPI 4-lane, 513Mbps LCD panel via SSD2828 bridge chip"
568 select VIDEO_LCD_SSD2828
569 select VIDEO_LCD_IF_PARALLEL
570 ---help---
Hans de Goede91f1b822015-08-08 16:13:53 +0200571 7.85" 768x1024 LCD panels, such as LG LP079X01 or AUO B079XAN01.0
572
573config VIDEO_LCD_PANEL_EDP_4_LANE_1620M_VIA_ANX9804
574 bool "eDP 4-lane, 1.62G LCD panel via ANX9804 bridge chip"
575 select VIDEO_LCD_ANX9804
576 select VIDEO_LCD_IF_PARALLEL
577 select VIDEO_LCD_PANEL_I2C
578 ---help---
579 Select this for eDP LCD panels with 4 lanes running at 1.62G,
580 connected via an ANX9804 bridge chip.
Siarhei Siamashkac02f0522015-01-19 05:23:33 +0200581
Hans de Goede743fb9552015-01-20 09:23:36 +0100582config VIDEO_LCD_PANEL_HITACHI_TX18D42VM
583 bool "Hitachi tx18d42vm LCD panel"
584 select VIDEO_LCD_HITACHI_TX18D42VM
585 select VIDEO_LCD_IF_LVDS
586 ---help---
587 7.85" 1024x768 Hitachi tx18d42vm LCD panel support
588
Hans de Goede613dade2015-02-16 17:49:47 +0100589config VIDEO_LCD_TL059WV5C0
590 bool "tl059wv5c0 LCD panel"
591 select VIDEO_LCD_PANEL_I2C
592 select VIDEO_LCD_IF_PARALLEL
593 ---help---
594 6" 480x800 tl059wv5c0 panel support, as used on the Utoo P66 and
595 Aigo M60/M608/M606 tablets.
596
Hans de Goede797a0f52015-01-01 22:04:34 +0100597endchoice
598
599
Hans de Goedebf880fe2015-01-25 12:10:48 +0100600config GMAC_TX_DELAY
601 int "GMAC Transmit Clock Delay Chain"
602 default 0
603 ---help---
604 Set the GMAC Transmit Clock Delay Chain value.
605
Hans de Goede66ab79d2015-09-13 13:02:48 +0200606config SPL_STACK_R_ADDR
607 default 0x4fe00000 if MACH_SUN4I || MACH_SUN5I || MACH_SUN6I || MACH_SUN7I || MACH_SUN8I
608 default 0x2fe00000 if MACH_SUN9I
609
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900610endif