blob: d25c5736ef086cf01b4a29b6fa005c59612598ce [file] [log] [blame]
Masahiro Yamadacc85b7b2015-07-26 02:46:26 +09001#
2# I2C subsystem configuration
3#
4
Simon Glass8e85e3c2021-07-10 21:14:35 -06005menuconfig I2C
6 bool "I2C support"
7 default y
8 help
9 Note:
10 This is a stand-in for an option to enable I2C support. In fact this
11 simply enables building of the I2C directory for U-Boot. The actual
12 I2C feature is enabled by DM_I2C (for driver model) and
13 the #define CONFIG_SYS_I2C_LEGACY (for the legacy I2C stack).
14
15 So at present there is no need to ever disable this option.
16
17 Eventually it will:
18
19 Enable support for the I2C (Inter-Integrated Circuit) bus in U-Boot.
20 I2C works with a clock and data line which can be driven by a
21 one or more masters or slaves. It is a fairly complex bus but is
22 widely used as it only needs two lines for communication. Speeds of
23 400kbps are typical but up to 3.4Mbps is supported by some
24 hardware. Enable this option to build the drivers in drivers/i2c as
25 part of a U-Boot build.
26
27if I2C
Masahiro Yamadacc85b7b2015-07-26 02:46:26 +090028
Masahiro Yamadacd5cf8e2015-01-13 12:44:35 +090029config DM_I2C
30 bool "Enable Driver Model for I2C drivers"
31 depends on DM
32 help
Przemyslaw Marczake5fa1212015-03-31 18:57:17 +020033 Enable driver model for I2C. The I2C uclass interface: probe, read,
34 write and speed, is implemented with the bus drivers operations,
35 which provide methods for bus setting and data transfer. Each chip
Simon Glass71fa5b42020-12-03 16:55:18 -070036 device (bus child) info is kept as parent plat. The interface
Bartosz Golaszewski1e4450c2019-07-29 08:58:00 +020037 is defined in include/i2c.h.
Simon Glasse200ee22015-02-13 12:20:48 -070038
Igor Opaniuk964f2322021-02-09 13:52:43 +020039config SPL_DM_I2C
40 bool "Enable Driver Model for I2C drivers in SPL"
41 depends on SPL_DM && DM_I2C
42 default y
43 help
44 Enable driver model for I2C. The I2C uclass interface: probe, read,
45 write and speed, is implemented with the bus drivers operations,
46 which provide methods for bus setting and data transfer. Each chip
47 device (bus child) info is kept as parent platdata. The interface
48 is defined in include/i2c.h.
49
Simon Glasse7ca7da2022-04-30 00:56:53 -060050config VPL_DM_I2C
51 bool "Enable Driver Model for I2C drivers in VPL"
52 depends on VPL_DM && DM_I2C
53 default y
54 help
55 Enable driver model for I2C. The I2C uclass interface: probe, read,
56 write and speed, is implemented with the bus drivers operations,
57 which provide methods for bus setting and data transfer. Each chip
58 device (bus child) info is kept as parent platdata. The interface
59 is defined in include/i2c.h.
60
Tom Rini52b2e262021-08-18 23:12:24 -040061config SYS_I2C_LEGACY
62 bool "Enable legacy I2C subsystem and drivers"
63 depends on !DM_I2C
64 help
65 Enable the legacy I2C subsystem and drivers. While this is
66 deprecated in U-Boot itself, this can be useful in some situations
67 in SPL or TPL.
68
69config SPL_SYS_I2C_LEGACY
70 bool "Enable legacy I2C subsystem and drivers in SPL"
71 depends on SUPPORT_SPL && !SPL_DM_I2C
72 help
73 Enable the legacy I2C subsystem and drivers in SPL. This is useful
74 in some size constrained situations.
75
76config TPL_SYS_I2C_LEGACY
77 bool "Enable legacy I2C subsystem and drivers in TPL"
78 depends on SUPPORT_TPL && !SPL_DM_I2C
79 help
80 Enable the legacy I2C subsystem and drivers in TPL. This is useful
81 in some size constrained situations.
82
Tom Rini714482a2021-08-18 23:12:25 -040083config SYS_I2C_EARLY_INIT
84 bool "Enable legacy I2C subsystem early in boot"
85 depends on BOARD_EARLY_INIT_F && SPL_SYS_I2C_LEGACY && SYS_I2C_MXC
86 help
87 Add the function prototype for i2c_early_init_f which is called in
88 board_early_init_f.
89
Simon Glass9ad07af2015-08-03 08:19:23 -060090config I2C_CROS_EC_TUNNEL
91 tristate "Chrome OS EC tunnel I2C bus"
92 depends on CROS_EC
93 help
94 This provides an I2C bus that will tunnel i2c commands through to
95 the other side of the Chrome OS EC to the I2C bus connected there.
96 This will work whatever the interface used to talk to the EC (SPI,
97 I2C or LPC). Some Chromebooks use this when the hardware design
98 does not allow direct access to the main PMIC from the AP.
99
Simon Glasseb2cc512015-08-03 08:19:24 -0600100config I2C_CROS_EC_LDO
101 bool "Provide access to LDOs on the Chrome OS EC"
102 depends on CROS_EC
103 ---help---
104 On many Chromebooks the main PMIC is inaccessible to the AP. This is
105 often dealt with by using an I2C pass-through interface provided by
106 the EC. On some unfortunate models (e.g. Spring) the pass-through
107 is not available, and an LDO message is available instead. This
108 option enables a driver which provides very basic access to those
109 regulators, via the EC. We implement this as an I2C bus which
110 emulates just the TPS65090 messages we know about. This is done to
111 avoid duplicating the logic in the TPS65090 regulator driver for
112 enabling/disabling an LDO.
Simon Glass9ad07af2015-08-03 08:19:23 -0600113
Lukasz Majewski0a556272017-03-21 12:08:25 +0100114config I2C_SET_DEFAULT_BUS_NUM
115 bool "Set default I2C bus number"
116 depends on DM_I2C
117 help
118 Set default number of I2C bus to be accessed. This option provides
119 behaviour similar to old (i.e. pre DM) I2C bus driver.
120
121config I2C_DEFAULT_BUS_NUMBER
122 hex "I2C default bus number"
123 depends on I2C_SET_DEFAULT_BUS_NUM
124 default 0x0
125 help
126 Number of default I2C bus to use
127
Przemyslaw Marczakd3aa7e12015-03-31 18:57:18 +0200128config DM_I2C_GPIO
129 bool "Enable Driver Model for software emulated I2C bus driver"
130 depends on DM_I2C && DM_GPIO
131 help
132 Enable the i2c bus driver emulation by using the GPIOs. The bus GPIO
133 configuration is given by the device tree. Kernel-style device tree
134 bindings are supported.
135 Binding info: doc/device-tree-bindings/i2c/i2c-gpio.txt
136
Igor Opaniuk964f2322021-02-09 13:52:43 +0200137config SPL_DM_I2C_GPIO
138 bool "Enable Driver Model for software emulated I2C bus driver in SPL"
Simon Glass035939e2021-07-10 21:14:30 -0600139 depends on SPL_DM && DM_I2C_GPIO && SPL_DM_GPIO && SPL_GPIO
Igor Opaniuk964f2322021-02-09 13:52:43 +0200140 default y
141 help
142 Enable the i2c bus driver emulation by using the GPIOs. The bus GPIO
143 configuration is given by the device tree. Kernel-style device tree
144 bindings are supported.
145 Binding info: doc/device-tree-bindings/i2c/i2c-gpio.txt
146
Songjun Wu26d88282016-06-20 13:22:38 +0800147config SYS_I2C_AT91
148 bool "Atmel I2C driver"
149 depends on DM_I2C && ARCH_AT91
150 help
151 Add support for the Atmel I2C driver. A serious problem is that there
152 is no documented way to issue repeated START conditions for more than
153 two messages, as needed to support combined I2C messages. Use the
154 i2c-gpio driver unless your system can cope with this limitation.
155 Binding info: doc/device-tree-bindings/i2c/i2c-at91.txt
156
Rayagonda Kokatanurd5dc36f2020-04-08 11:12:27 +0530157config SYS_I2C_IPROC
158 bool "Broadcom I2C driver"
159 depends on DM_I2C
160 help
161 Broadcom I2C driver.
162 Add support for Broadcom I2C driver.
163 Say yes here to to enable the Broadco I2C driver.
164
mario.six@gdsys.cc349686c2016-04-25 08:31:09 +0200165config SYS_I2C_FSL
166 bool "Freescale I2C bus driver"
mario.six@gdsys.cc349686c2016-04-25 08:31:09 +0200167 help
168 Add support for Freescale I2C busses as used on MPC8240, MPC8245, and
169 MPC85xx processors.
170
Tom Rinibe94c762021-08-18 23:12:35 -0400171if SYS_I2C_FSL && (SYS_I2C_LEGACY || SPL_SYS_I2C_LEGACY)
172config SYS_FSL_I2C_OFFSET
173 hex "Offset from the IMMR of the address of the first I2C controller"
174
175config SYS_FSL_HAS_I2C2_OFFSET
176 bool "Support a second I2C controller"
177
178config SYS_FSL_I2C2_OFFSET
179 hex "Offset from the IMMR of the address of the second I2C controller"
180 depends on SYS_FSL_HAS_I2C2_OFFSET
181
182config SYS_FSL_HAS_I2C3_OFFSET
183 bool "Support a third I2C controller"
184
185config SYS_FSL_I2C3_OFFSET
186 hex "Offset from the IMMR of the address of the third I2C controller"
187 depends on SYS_FSL_HAS_I2C3_OFFSET
188
189config SYS_FSL_HAS_I2C4_OFFSET
190 bool "Support a fourth I2C controller"
191
192config SYS_FSL_I2C4_OFFSET
193 hex "Offset from the IMMR of the address of the fourth I2C controller"
194 depends on SYS_FSL_HAS_I2C4_OFFSET
195endif
196
Moritz Fischer0075dac2015-12-28 09:47:11 -0800197config SYS_I2C_CADENCE
198 tristate "Cadence I2C Controller"
Michal Simekc28665d2020-08-06 15:18:36 +0200199 depends on DM_I2C
Moritz Fischer0075dac2015-12-28 09:47:11 -0800200 help
201 Say yes here to select Cadence I2C Host Controller. This controller is
202 e.g. used by Xilinx Zynq.
203
Arthur Life661ba2020-06-01 12:56:31 -0700204config SYS_I2C_CA
205 tristate "Cortina-Access I2C Controller"
206 depends on DM_I2C && CORTINA_PLATFORM
Arthur Life661ba2020-06-01 12:56:31 -0700207 help
208 Add support for the Cortina Access I2C host controller.
209 Say yes here to select Cortina-Access I2C Host Controller.
210
Adam Forddecc8952018-08-10 05:05:22 -0500211config SYS_I2C_DAVINCI
212 bool "Davinci I2C Controller"
213 depends on (ARCH_KEYSTONE || ARCH_DAVINCI)
214 help
215 Say yes here to add support for Davinci and Keystone I2C controller
216
Stefan Roeseb71955f2016-04-28 09:47:17 +0200217config SYS_I2C_DW
218 bool "Designware I2C Controller"
Stefan Roeseb71955f2016-04-28 09:47:17 +0200219 help
220 Say yes here to select the Designware I2C Host Controller. This
221 controller is used in various SoCs, e.g. the ST SPEAr, Altera
222 SoCFPGA, Synopsys ARC700 and some Intel x86 SoCs.
223
maxims@google.com7f613312017-04-17 12:00:30 -0700224config SYS_I2C_ASPEED
225 bool "Aspeed I2C Controller"
226 depends on DM_I2C && ARCH_ASPEED
227 help
228 Say yes here to select Aspeed I2C Host Controller. The driver
229 supports AST2500 and AST2400 controllers, but is very limited.
230 Only single master mode is supported and only byte-by-byte
231 synchronous reads and writes are supported, no Pool Buffers or DMA.
232
Simon Glass5e66fdc2016-01-17 16:11:44 -0700233config SYS_I2C_INTEL
234 bool "Intel I2C/SMBUS driver"
235 depends on DM_I2C
236 help
237 Add support for the Intel SMBUS driver. So far this driver is just
238 a stub which perhaps some basic init. There is no implementation of
239 the I2C API meaning that any I2C operations will immediately fail
240 for now.
241
Peng Fand684adb2017-02-24 09:54:18 +0800242config SYS_I2C_IMX_LPI2C
243 bool "NXP i.MX LPI2C driver"
Peng Fand684adb2017-02-24 09:54:18 +0800244 help
245 Add support for the NXP i.MX LPI2C driver.
246
Trevor Woerner5f37e502021-06-10 22:37:08 -0400247config SYS_I2C_LPC32XX
248 bool "LPC32XX I2C driver"
249 depends on ARCH_LPC32XX
250 help
251 Enable support for the LPC32xx I2C driver.
252
Beniamino Galvanid5b199c2017-10-29 10:09:00 +0100253config SYS_I2C_MESON
254 bool "Amlogic Meson I2C driver"
255 depends on DM_I2C && ARCH_MESON
256 help
Beniamino Galvani83b153d2017-11-26 17:40:54 +0100257 Add support for the I2C controller available in Amlogic Meson
258 SoCs. The controller supports programmable bus speed including
259 standard (100kbits/s) and fast (400kbit/s) speed and allows the
260 software to define a flexible format of the bit streams. It has an
261 internal buffer holding up to 8 bytes for transfers and supports
262 both 7-bit and 10-bit addresses.
Beniamino Galvanid5b199c2017-10-29 10:09:00 +0100263
Padmarao Begari7ddb4ec2021-11-17 18:21:16 +0530264config SYS_I2C_MICROCHIP
265 bool "Microchip I2C driver"
266 help
267 Add support for the Microchip I2C driver. This is operating on
268 standard mode up to 100 kbits/s and fast mode up to 400 kbits/s.
269
Jagan Teki0aedd7f2016-12-06 00:00:57 +0100270config SYS_I2C_MXC
Sriram Dash7122a0c2018-02-06 11:26:30 +0530271 bool "NXP MXC I2C driver"
Jagan Teki0aedd7f2016-12-06 00:00:57 +0100272 help
Chris Packham94d0d3d2019-01-13 22:13:25 +1300273 Add support for the NXP I2C driver. This supports up to four bus
274 channels and operating on standard mode up to 100 kbits/s and fast
275 mode up to 400 kbits/s.
Jagan Teki0aedd7f2016-12-06 00:00:57 +0100276
Tom Rini1a195882021-08-18 23:12:33 -0400277if SYS_I2C_MXC && (SYS_I2C_LEGACY || SPL_SYS_I2C_LEGACY)
Sriram Dash7122a0c2018-02-06 11:26:30 +0530278config SYS_I2C_MXC_I2C1
279 bool "NXP MXC I2C1"
280 help
281 Add support for NXP MXC I2C Controller 1.
282 Required for SoCs which have I2C MXC controller 1 eg LS1088A, LS2080A
283
284config SYS_I2C_MXC_I2C2
285 bool "NXP MXC I2C2"
286 help
287 Add support for NXP MXC I2C Controller 2.
288 Required for SoCs which have I2C MXC controller 2 eg LS1088A, LS2080A
289
290config SYS_I2C_MXC_I2C3
291 bool "NXP MXC I2C3"
292 help
293 Add support for NXP MXC I2C Controller 3.
294 Required for SoCs which have I2C MXC controller 3 eg LS1088A, LS2080A
295
296config SYS_I2C_MXC_I2C4
297 bool "NXP MXC I2C4"
298 help
299 Add support for NXP MXC I2C Controller 4.
300 Required for SoCs which have I2C MXC controller 4 eg LS1088A, LS2080A
Sriram Dasha64aa192018-02-06 11:26:31 +0530301
302config SYS_I2C_MXC_I2C5
303 bool "NXP MXC I2C5"
304 help
305 Add support for NXP MXC I2C Controller 5.
306 Required for SoCs which have I2C MXC controller 5 eg LX2160A
307
308config SYS_I2C_MXC_I2C6
309 bool "NXP MXC I2C6"
310 help
311 Add support for NXP MXC I2C Controller 6.
312 Required for SoCs which have I2C MXC controller 6 eg LX2160A
313
314config SYS_I2C_MXC_I2C7
315 bool "NXP MXC I2C7"
316 help
317 Add support for NXP MXC I2C Controller 7.
318 Required for SoCs which have I2C MXC controller 7 eg LX2160A
319
320config SYS_I2C_MXC_I2C8
321 bool "NXP MXC I2C8"
322 help
323 Add support for NXP MXC I2C Controller 8.
324 Required for SoCs which have I2C MXC controller 8 eg LX2160A
Sriram Dash7122a0c2018-02-06 11:26:30 +0530325endif
326
327if SYS_I2C_MXC_I2C1
328config SYS_MXC_I2C1_SPEED
329 int "I2C Channel 1 speed"
Tom Rini48425b12021-02-09 08:03:10 -0500330 default 40000000 if TARGET_LS2080A_EMU
Sriram Dash7122a0c2018-02-06 11:26:30 +0530331 default 100000
332 help
333 MXC I2C Channel 1 speed
334
335config SYS_MXC_I2C1_SLAVE
Tom Rini1a195882021-08-18 23:12:33 -0400336 hex "I2C1 Slave"
Sriram Dash7122a0c2018-02-06 11:26:30 +0530337 default 0
338 help
339 MXC I2C1 Slave
340endif
341
342if SYS_I2C_MXC_I2C2
343config SYS_MXC_I2C2_SPEED
344 int "I2C Channel 2 speed"
Tom Rini48425b12021-02-09 08:03:10 -0500345 default 40000000 if TARGET_LS2080A_EMU
Sriram Dash7122a0c2018-02-06 11:26:30 +0530346 default 100000
347 help
348 MXC I2C Channel 2 speed
349
350config SYS_MXC_I2C2_SLAVE
Tom Rini1a195882021-08-18 23:12:33 -0400351 hex "I2C2 Slave"
Sriram Dash7122a0c2018-02-06 11:26:30 +0530352 default 0
353 help
354 MXC I2C2 Slave
355endif
356
357if SYS_I2C_MXC_I2C3
358config SYS_MXC_I2C3_SPEED
359 int "I2C Channel 3 speed"
360 default 100000
361 help
362 MXC I2C Channel 3 speed
363
364config SYS_MXC_I2C3_SLAVE
Tom Rini1a195882021-08-18 23:12:33 -0400365 hex "I2C3 Slave"
Sriram Dash7122a0c2018-02-06 11:26:30 +0530366 default 0
367 help
368 MXC I2C3 Slave
369endif
370
371if SYS_I2C_MXC_I2C4
372config SYS_MXC_I2C4_SPEED
373 int "I2C Channel 4 speed"
374 default 100000
375 help
376 MXC I2C Channel 4 speed
377
378config SYS_MXC_I2C4_SLAVE
Tom Rini1a195882021-08-18 23:12:33 -0400379 hex "I2C4 Slave"
Sriram Dash7122a0c2018-02-06 11:26:30 +0530380 default 0
381 help
382 MXC I2C4 Slave
383endif
384
Sriram Dasha64aa192018-02-06 11:26:31 +0530385if SYS_I2C_MXC_I2C5
386config SYS_MXC_I2C5_SPEED
387 int "I2C Channel 5 speed"
388 default 100000
389 help
390 MXC I2C Channel 5 speed
391
392config SYS_MXC_I2C5_SLAVE
Tom Rini1a195882021-08-18 23:12:33 -0400393 hex "I2C5 Slave"
Sriram Dasha64aa192018-02-06 11:26:31 +0530394 default 0
395 help
396 MXC I2C5 Slave
397endif
398
399if SYS_I2C_MXC_I2C6
400config SYS_MXC_I2C6_SPEED
401 int "I2C Channel 6 speed"
402 default 100000
403 help
404 MXC I2C Channel 6 speed
405
406config SYS_MXC_I2C6_SLAVE
Tom Rini1a195882021-08-18 23:12:33 -0400407 hex "I2C6 Slave"
Sriram Dasha64aa192018-02-06 11:26:31 +0530408 default 0
409 help
410 MXC I2C6 Slave
411endif
412
413if SYS_I2C_MXC_I2C7
414config SYS_MXC_I2C7_SPEED
415 int "I2C Channel 7 speed"
416 default 100000
417 help
418 MXC I2C Channel 7 speed
419
420config SYS_MXC_I2C7_SLAVE
Tom Rini1a195882021-08-18 23:12:33 -0400421 hex "I2C7 Slave"
Sriram Dasha64aa192018-02-06 11:26:31 +0530422 default 0
423 help
424 MXC I2C7 Slave
425endif
426
427if SYS_I2C_MXC_I2C8
428config SYS_MXC_I2C8_SPEED
429 int "I2C Channel 8 speed"
430 default 100000
431 help
432 MXC I2C Channel 8 speed
433
434config SYS_MXC_I2C8_SLAVE
Tom Rini1a195882021-08-18 23:12:33 -0400435 hex "I2C8 Slave"
Sriram Dasha64aa192018-02-06 11:26:31 +0530436 default 0
437 help
438 MXC I2C8 Slave
439endif
440
Stefan Bosch9d85dfb2020-07-10 19:07:28 +0200441config SYS_I2C_NEXELL
442 bool "Nexell I2C driver"
443 depends on DM_I2C
444 help
445 Add support for the Nexell I2C driver. This is used with various
446 Nexell parts such as S5Pxx18 series SoCs. All chips
447 have several I2C ports and all are provided, controlled by the
448 device tree.
449
Pragnesh Patel1cfbd7a2020-11-14 14:42:34 +0530450config SYS_I2C_OCORES
451 bool "ocores I2C driver"
452 depends on DM_I2C
453 help
454 Add support for ocores I2C controller. For details see
455 https://opencores.org/projects/i2c
456
Adam Ford85901162017-08-07 13:11:34 -0500457config SYS_I2C_OMAP24XX
458 bool "TI OMAP2+ I2C driver"
Vignesh R64d4f552019-06-04 18:08:11 -0500459 depends on ARCH_OMAP2PLUS || ARCH_K3
Adam Ford85901162017-08-07 13:11:34 -0500460 help
461 Add support for the OMAP2+ I2C driver.
462
Marek Vasut27165962018-04-21 18:57:28 +0200463config SYS_I2C_RCAR_I2C
464 bool "Renesas RCar I2C driver"
465 depends on (RCAR_GEN3 || RCAR_GEN2) && DM_I2C
466 help
467 Support for Renesas RCar I2C controller.
468
Marek Vasut125d8df2017-11-28 08:02:27 +0100469config SYS_I2C_RCAR_IIC
470 bool "Renesas RCar Gen3 IIC driver"
Marek Vasut4bc57a32018-02-17 02:17:40 +0100471 depends on (RCAR_GEN3 || RCAR_GEN2) && DM_I2C
Marek Vasut125d8df2017-11-28 08:02:27 +0100472 help
473 Support for Renesas RCar Gen3 IIC controller.
474
Simon Glass3595f952015-08-30 16:55:39 -0600475config SYS_I2C_ROCKCHIP
476 bool "Rockchip I2C driver"
477 depends on DM_I2C
478 help
479 Add support for the Rockchip I2C driver. This is used with various
480 Rockchip parts such as RK3126, RK3128, RK3036 and RK3288. All chips
Chris Packham94d0d3d2019-01-13 22:13:25 +1300481 have several I2C ports and all are provided, controlled by the
Simon Glass3595f952015-08-30 16:55:39 -0600482 device tree.
483
Simon Glass39bc3be2015-03-06 13:19:04 -0700484config SYS_I2C_SANDBOX
485 bool "Sandbox I2C driver"
486 depends on SANDBOX && DM_I2C
487 help
488 Enable I2C support for sandbox. This is an emulation of a real I2C
489 bus. Devices can be attached to the bus using the device tree
Masahiro Yamada8d8371d2017-02-11 12:39:55 +0900490 which specifies the driver to use. See sandbox.dts as an example.
Simon Glass39bc3be2015-03-06 13:19:04 -0700491
Tom Rinib9a254d2021-08-18 23:12:34 -0400492config SYS_I2C_SH
493 bool "Legacy SuperH I2C interface"
494 depends on ARCH_RMOBILE && SYS_I2C_LEGACY
495 help
496 Enable the legacy SuperH I2C interface.
497
498if SYS_I2C_SH
499config SYS_I2C_SH_NUM_CONTROLLERS
500 int
501 default 5
502
503config SYS_I2C_SH_BASE0
504 hex
505 default 0xE6820000
506
507config SYS_I2C_SH_BASE1
508 hex
509 default 0xE6822000
510
511config SYS_I2C_SH_BASE2
512 hex
513 default 0xE6824000
514
515config SYS_I2C_SH_BASE3
516 hex
517 default 0xE6826000
518
519config SYS_I2C_SH_BASE4
520 hex
521 default 0xE6828000
522
523config SH_I2C_8BIT
524 bool
525 default y
526
527config SH_I2C_DATA_HIGH
528 int
529 default 4
530
531config SH_I2C_DATA_LOW
532 int
533 default 5
534
535config SH_I2C_CLOCK
536 int
537 default 104000000
538endif
539
Tom Rini5817ff02021-08-17 17:59:46 -0400540config SYS_I2C_SOFT
541 bool "Legacy software I2C interface"
542 help
543 Enable the legacy software defined I2C interface
544
545config SYS_I2C_SOFT_SPEED
546 int "Software I2C bus speed"
547 depends on SYS_I2C_SOFT
548 default 100000
549 help
550 Speed of the software I2C bus
551
552config SYS_I2C_SOFT_SLAVE
553 hex "Software I2C slave address"
554 depends on SYS_I2C_SOFT
555 default 0xfe
556 help
557 Slave address of the software I2C bus
558
Suneel Garapatic6baea22020-05-26 14:13:07 +0200559config SYS_I2C_OCTEON
560 bool "Octeon II/III/TX/TX2 I2C driver"
561 depends on (ARCH_OCTEON || ARCH_OCTEONTX || ARCH_OCTEONTX2) && DM_I2C
562 default y
563 help
564 Add support for the Marvell Octeon I2C driver. This is used with
565 various Octeon parts such as Octeon II/III and OcteonTX/TX2. All
566 chips have several I2C ports and all are provided, controlled by
567 the device tree.
568
Jaehoon Chungf7e6a032017-01-09 14:47:52 +0900569config SYS_I2C_S3C24X0
570 bool "Samsung I2C driver"
Tom Rinifc917de2021-08-17 17:59:42 -0400571 depends on (ARCH_EXYNOS4 || ARCH_EXYNOS5) && DM_I2C
Jaehoon Chungf7e6a032017-01-09 14:47:52 +0900572 help
573 Support for Samsung I2C controller as Samsung SoCs.
Simon Glass39bc3be2015-03-06 13:19:04 -0700574
Patrice Chotardebf442d2017-08-09 14:45:27 +0200575config SYS_I2C_STM32F7
576 bool "STMicroelectronics STM32F7 I2C support"
Patrick Delaunay85b53972018-03-12 10:46:10 +0100577 depends on (STM32F7 || STM32H7 || ARCH_STM32MP) && DM_I2C
Patrice Chotardebf442d2017-08-09 14:45:27 +0200578 help
579 Enable this option to add support for STM32 I2C controller
580 introduced with STM32F7/H7 SoCs. This I2C controller supports :
581 _ Slave and master modes
582 _ Multimaster capability
583 _ Standard-mode (up to 100 kHz)
584 _ Fast-mode (up to 400 kHz)
585 _ Fast-mode Plus (up to 1 MHz)
586 _ 7-bit and 10-bit addressing mode
587 _ Multiple 7-bit slave addresses (2 addresses, 1 with configurable mask)
588 _ All 7-bit addresses acknowledge mode
589 _ General call
590 _ Programmable setup and hold times
591 _ Easy to use event management
592 _ Optional clock stretching
593 _ Software reset
594
Samuel Holland60d49282021-10-08 00:17:20 -0500595config SYS_I2C_SUN6I_P2WI
596 bool "Allwinner sun6i P2WI controller"
597 depends on ARCH_SUNXI
598 help
599 Support for the P2WI (Push/Pull 2 Wire Interface) controller embedded
600 in the Allwinner A31 and A31s SOCs. This interface is used to connect
601 to specific devices like the X-Powers AXP221 PMIC.
602
Samuel Hollandb348efb2021-10-08 00:17:21 -0500603config SYS_I2C_SUN8I_RSB
604 bool "Allwinner sun8i Reduced Serial Bus controller"
605 depends on ARCH_SUNXI
606 help
607 Support for Allwinner's Reduced Serial Bus (RSB) controller. This
608 controller is responsible for communicating with various RSB based
609 devices, such as X-Powers AXPxxx PMICs and AC100/AC200 CODEC ICs.
610
Jassi Brar23325cf2021-06-04 18:44:48 +0900611config SYS_I2C_SYNQUACER
612 bool "Socionext SynQuacer I2C controller"
613 depends on ARCH_SYNQUACER && DM_I2C
614 help
615 Support for Socionext Synquacer I2C controller. This I2C controller
616 will be used for RTC and LS-connector on DeveloperBox.
617
Peter Robinson12d37d82019-02-20 12:17:26 +0000618config SYS_I2C_TEGRA
619 bool "NVIDIA Tegra internal I2C controller"
Trevor Woerner513f6402020-05-06 08:02:41 -0400620 depends on ARCH_TEGRA
Peter Robinson12d37d82019-02-20 12:17:26 +0000621 help
622 Support for NVIDIA I2C controller available in Tegra SoCs.
623
Masahiro Yamada96a42ed2015-01-13 12:44:36 +0900624config SYS_I2C_UNIPHIER
625 bool "UniPhier I2C driver"
626 depends on ARCH_UNIPHIER && DM_I2C
627 default y
628 help
Masahiro Yamada563ee4c2015-05-29 17:30:01 +0900629 Support for UniPhier I2C controller driver. This I2C controller
630 is used on PH1-LD4, PH1-sLD8 or older UniPhier SoCs.
Masahiro Yamada4e82e5e2015-01-13 12:44:37 +0900631
632config SYS_I2C_UNIPHIER_F
633 bool "UniPhier FIFO-builtin I2C driver"
634 depends on ARCH_UNIPHIER && DM_I2C
635 default y
636 help
Masahiro Yamada563ee4c2015-05-29 17:30:01 +0900637 Support for UniPhier FIFO-builtin I2C controller driver.
Masahiro Yamada4e82e5e2015-01-13 12:44:37 +0900638 This I2C controller is used on PH1-Pro4 or newer UniPhier SoCs.
Simon Glass2a80c402015-08-03 08:19:21 -0600639
Heiko Schochera37c1962018-10-11 07:26:33 +0200640config SYS_I2C_VERSATILE
641 bool "Arm Ltd Versatile I2C bus driver"
Tom Rini5af921e2021-02-20 20:05:47 -0500642 depends on DM_I2C && TARGET_VEXPRESS64_JUNO
Heiko Schochera37c1962018-10-11 07:26:33 +0200643 help
644 Add support for the Arm Ltd Versatile Express I2C driver. The I2C host
645 controller is present in the development boards manufactured by Arm Ltd.
646
Marek BehĂșn53929db2021-10-09 19:33:37 +0200647config SYS_I2C_MV
648 bool "Marvell PXA (Armada 3720) I2C driver"
649 help
650 Support for PXA based I2C controller used on Armada 3720 SoC.
651 In Linux, this driver is called i2c-pxa.
652
mario.six@gdsys.cc355a1272016-07-21 11:57:10 +0200653config SYS_I2C_MVTWSI
654 bool "Marvell I2C driver"
mario.six@gdsys.cc355a1272016-07-21 11:57:10 +0200655 help
656 Support for Marvell I2C controllers as used on the orion5x and
657 kirkwood SoC families.
658
Stephen Warren67a83482016-08-08 11:28:27 -0600659config TEGRA186_BPMP_I2C
660 bool "Enable Tegra186 BPMP-based I2C driver"
661 depends on TEGRA186_BPMP
662 help
663 Support for Tegra I2C controllers managed by the BPMP (Boot and
664 Power Management Processor). On Tegra186, some I2C controllers are
665 directly controlled by the main CPU, whereas others are controlled
666 by the BPMP, and can only be accessed by the main CPU via IPC
667 requests to the BPMP. This driver covers the latter case.
668
Tom Rinia6e29232021-08-18 23:12:32 -0400669config SYS_I2C_SLAVE
670 hex "I2C Slave address channel (all buses)"
671 depends on SYS_I2C_LEGACY || SPL_SYS_I2C_LEGACY || TPL_SYS_I2C_LEGACY
672 default 0xfe
673 help
674 I2C Slave address channel 0 for all buses in the legacy drivers.
675 Many boards/controllers/drivers don't support an I2C slave
676 interface so provide a default slave address for them for use in
677 common code. A real value for CONFIG_SYS_I2C_SLAVE should be
678 defined for any board which does support a slave interface and
679 this default used otherwise.
680
681config SYS_I2C_SPEED
682 int "I2C Slave channel 0 speed (all buses)"
683 depends on SYS_I2C_LEGACY || SPL_SYS_I2C_LEGACY || TPL_SYS_I2C_LEGACY
684 default 100000
685 help
686 I2C Slave speed channel 0 for all buses in the legacy drivers.
687
Adam Fordfa1dd3d2017-08-11 06:39:34 -0500688config SYS_I2C_BUS_MAX
689 int "Max I2C busses"
690 depends on ARCH_KEYSTONE || ARCH_OMAP2PLUS || ARCH_SOCFPGA
691 default 2 if TI816X
692 default 3 if OMAP34XX || AM33XX || AM43XX || ARCH_KEYSTONE
693 default 4 if ARCH_SOCFPGA || OMAP44XX || TI814X
694 default 5 if OMAP54XX
695 help
696 Define the maximum number of available I2C buses.
697
Marek Vasut9de0e2a2018-12-19 12:26:27 +0100698config SYS_I2C_XILINX_XIIC
699 bool "Xilinx AXI I2C driver"
700 depends on DM_I2C
701 help
702 Support for Xilinx AXI I2C controller.
703
Mario Six3bb409c2018-01-15 11:08:11 +0100704config SYS_I2C_IHS
705 bool "gdsys IHS I2C driver"
706 depends on DM_I2C
707 help
708 Support for gdsys IHS I2C driver on FPGA bus.
709
Simon Glass2a80c402015-08-03 08:19:21 -0600710source "drivers/i2c/muxes/Kconfig"
Masahiro Yamadacc85b7b2015-07-26 02:46:26 +0900711
Simon Glass8e85e3c2021-07-10 21:14:35 -0600712endif