Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / ea19a8d49c230a5799443e4e7c17c29ad3831335 / arch / arm / mach-socfpga / include / mach
  1. 69b7ab9 arm: socfpga: mailbox: Update mailbox response codes by Ley Foon Tan · Wed Aug 12 09:56:24 2020 +0800
  2. 8a98105 arm: socfpga: soc64: Document down boot_scratch_cold register usage by Chin Liang See · Mon Aug 10 10:55:56 2020 +0800
  3. 6cf193c arm: socfpga: soc64: Show reset state in SPL by Chee Hong Ang · Wed Aug 05 21:15:57 2020 +0800
  4. 75ba0aa arm: socfpga: soc64: Add SDM triggered warm reset bit mask by Chee Hong Ang · Wed Aug 05 21:15:56 2020 +0800
  5. 61e9199 arm: socfpga: soc64: Check FPGA Config status register before bridge reset by Chee Hong Ang · Thu Aug 06 11:56:29 2020 +0800
  6. ea84ae6 socfpga: Mark socfpga_fpga_add() as static inline in the non-FPGA case by Tom Rini · Thu May 14 08:30:05 2020 -0400
  7. 4dcacfc common: Drop linux/bitops.h from common header by Simon Glass · Sun May 10 11:40:13 2020 -0600
  8. 559f1a8 Use __ASSEMBLY__ as the assembly macros by Simon Glass · Sun May 10 11:40:12 2020 -0600
  9. 5d489bf arm: socfpga: stratix10: Fix incorrect CLKMGR_S10_PERPLL_BYPASS offset by Ley Foon Tan · Mon Apr 20 16:17:27 2020 +0800
  10. 8f1552e arm: socfpga: Add onchip RAM size macro by Ley Foon Tan · Fri Mar 06 16:55:18 2020 +0800
  11. 6bccacf ddr: altera: Add DDR2 support to Gen5 driver by Marek Vasut · Fri Oct 18 00:22:31 2019 +0200
  12. 6e762d8 arm: socfpga: stratix10: Enable SMMU access by Thor Thayer · Fri Dec 06 13:47:31 2019 -0600
  13. 0767f8d arm: agilex: Add clock handoff offset for Agilex by Ley Foon Tan · Wed Nov 27 15:55:25 2019 +0800
  14. b7d95b7 arm: socfpga: agilex: Add clock wrapper functions by Ley Foon Tan · Wed Nov 27 15:55:23 2019 +0800
  15. a9ebd2a arm: socfpga: Fix CLKMGR_INTOSC_HZ to 400MHz by Ley Foon Tan · Wed Nov 27 15:55:21 2019 +0800
  16. 9c25671 arm: socfpga: Move Stratix10 and Agilex clock manager common code by Ley Foon Tan · Wed Nov 27 15:55:20 2019 +0800
  17. 905bae1 arm: socfpga: agilex: Add system manager support by Ley Foon Tan · Wed Nov 27 15:55:19 2019 +0800
  18. 0b1680e arm: socfpga: Move Stratix10 and Agilex system manager common code by Ley Foon Tan · Wed Nov 27 15:55:18 2019 +0800
  19. ef9805a arm: socfpga: agilex: Add reset manager support by Ley Foon Tan · Wed Nov 27 15:55:17 2019 +0800
  20. 89700b4 arm: socfpga: Move Stratix10 and Agilex reset manager common code by Ley Foon Tan · Wed Nov 27 15:55:16 2019 +0800
  21. f1c4bd5 arm: socfpga: Move firewall code to firewall file by Ley Foon Tan · Wed Nov 27 15:55:15 2019 +0800
  22. 65d25a6 arm: socfpga: agilex: Add base address for Intel Agilex SoC by Ley Foon Tan · Wed Nov 27 15:55:14 2019 +0800
  23. 2669591 arm: socfpga: Convert clock manager from struct to defines by Ley Foon Tan · Fri Nov 08 10:38:21 2019 +0800
  24. 3d3a860 arm: socfpga: Convert system manager from struct to defines by Ley Foon Tan · Fri Nov 08 10:38:20 2019 +0800
  25. fed4c95 arm: socfpga: Convert reset manager from struct to defines by Ley Foon Tan · Fri Nov 08 10:38:19 2019 +0800
  26. 5216671 socfpga: fix include guard in misc.h (arch vs. global) by Simon Goldschmidt · Wed Oct 23 22:32:30 2019 +0200
  27. b32e1e8 arm: socfpga: rst: add register definition for cold reset by Simon Goldschmidt · Mon Jul 15 21:47:52 2019 +0200
  28. b6ba490 ARM: socfpga: Pull PL310 clearing into common code by Marek Vasut · Thu Mar 21 23:05:38 2019 +0100
  29. c8ff687 arm: sofcpga: s10: remove unused ad-hoc reset code by Simon Goldschmidt · Mon May 13 21:16:44 2019 +0200
  30. 635e250 arm: socfpga: remove re-added ad-hoc reset code by Simon Goldschmidt · Mon May 13 21:16:43 2019 +0200
  31. fe03d80 spl: socfpga: Implement fpga bitstream loading with socfpga loadfs by Tien Fong Chee · Tue May 07 17:42:30 2019 +0800
  32. ca99a8a ARM: socfpga: Add FPGA drivers for Arria 10 FPGA bitstream loading by Tien Fong Chee · Tue May 07 17:42:28 2019 +0800
  33. fadf65b ARM: socfpga: stratix10: Disable FPGA2SOC reset by Ang, Chee Hong · Fri May 03 01:19:08 2019 -0700
  34. 3fdf436 arm: socfpga: Move Stratix 10 SDRAM driver to DM by Ley Foon Tan · Mon May 06 09:56:01 2019 +0800
  35. 713a8a2 ARM: socfpga: Add support for selecting bridges in bridge command by Marek Vasut · Tue Apr 16 22:28:08 2019 +0200
  36. 79a5b2c ARM: socfpga: Factor out handoff register configuration by Marek Vasut · Tue Apr 16 23:05:24 2019 +0200
  37. 9799a67 ddr: altera: Stratix10: Add ECC memory scrubbing by Ley Foon Tan · Fri Mar 22 01:24:05 2019 +0800
  38. 3e263c7 arm: socfpga: stratix10: Add cpu_has_been_warmreset() by Ley Foon Tan · Fri Mar 22 01:24:04 2019 +0800
  39. 24910c3 arm: socfpga: move gen5 SDR driver to DM by Simon Goldschmidt · Tue Apr 16 22:04:39 2019 +0200
  40. 54d329b arm: socfpga: gen5: remove hacked ETH RST handling by Simon Goldschmidt · Sun Jan 13 19:58:42 2019 +0100
  41. ff14f16 arm: socfpga: stratix10: Add Stratix10 FPGA into FPGA device table by Ang, Chee Hong · Wed Dec 19 18:35:15 2018 -0800
  42. 11f4644 arm: socfpga: stratix10: Add macros for mailbox's arguments by Ang, Chee Hong · Wed Dec 19 18:35:13 2018 -0800
  43. 31b7963 arm: socfpga: stratix10: Add generic FPGA reconfig mailbox API for S10 by Ang, Chee Hong · Wed Dec 19 18:35:12 2018 -0800
  44. da13a0a arm: socfpga: fix SPL booting from fpga OnChip RAM by Simon Goldschmidt · Wed Oct 10 14:55:23 2018 +0200
  45. 2e75a74 arm: socfpga: Remove unused function socfpga_emac_manage_reset() by Ley Foon Tan · Fri Sep 21 00:22:14 2018 +0800
  46. 897dbd7 socfpga: stratix10: fix sdram_calculate_size by Dalon Westergreen · Tue Sep 11 10:06:14 2018 -0700
  47. 8fdb419 ARM: socfpga: Reorder Arria10 SPL by Marek Vasut · Sat Aug 18 19:11:52 2018 +0200
  48. 7ebd938 arm: socfpga: Fix SYSMGR_FPGAINTF_EMACx bit mask by Ley Foon Tan · Thu Aug 16 02:20:17 2018 +0800
  49. 71b1637 ARM: socfpga: clk: Convert to clock framework by Marek Vasut · Mon Aug 06 21:42:05 2018 +0200
  50. 40ca091 ARM: socfpga: Zap unused reset code by Marek Vasut · Mon Aug 13 18:57:08 2018 +0200
  51. 8b73c87 ARM: socfpga: Zap all the UART handling complexity by Marek Vasut · Sun Apr 15 16:29:12 2018 +0200
  52. 8e30203 arm: socfpga: gen5: combine some init code for SPL and U-Boot by Simon Goldschmidt · Mon Aug 13 21:34:35 2018 +0200
  53. f9c7f79 ddr: altera: stratix10: Add DDR support for Stratix10 SoC by Ley Foon Tan · Thu May 24 00:17:30 2018 +0800
  54. 975e496 arm: socfpga: stratix10: Add SPL driver for Stratix10 SoC by Ley Foon Tan · Thu May 24 00:17:28 2018 +0800
  55. e5b6a66 arm: socfpga: stratix10: Add mailbox support for Stratix10 SoC by Ley Foon Tan · Thu May 24 00:17:25 2018 +0800
  56. 4cc6b58 arm: socfpga: misc: Move bridge command to misc common by Ley Foon Tan · Thu May 24 00:17:23 2018 +0800
  57. 4606fc7 SPDX: Fixup SPDX tags in a few new files by Tom Rini · Sun May 20 09:47:45 2018 -0400
  58. 7cdb912 arm: socfpga: stratix10: Add pinmux support for Stratix10 SoC by Ley Foon Tan · Fri May 18 22:05:24 2018 +0800
  59. 449cbae arm: socfpga: stratix10: Add reset manager driver for Stratix10 SoC by Ley Foon Tan · Fri May 18 22:05:23 2018 +0800
  60. 6751e7d arm: socfpga: stratix10: Add clock manager driver for Stratix10 SoC by Ley Foon Tan · Fri May 18 22:05:22 2018 +0800
  61. a61fd02 arm: socfpga: stratix10: Add watchdog and firewall base addresses by Ley Foon Tan · Fri May 18 22:05:21 2018 +0800
  62. d5fba89 ARM: socfpga: Fix Documentation errors in scu_registers by Ben Kalo · Tue May 15 19:45:37 2018 +0300
  63. 402735b ARM: socfpga: Add DDR driver for Arria 10 by Tien Fong Chee · Tue Dec 05 15:58:02 2017 +0800
  64. 38fad17 ARM: socfpga: Rename the gen5 sdram driver to more specific name by Tien Fong Chee · Tue Dec 05 15:58:00 2017 +0800
  65. 3386c85 ARM: socfpga: Repair A10 EMAC reset handling by Marek Vasut · Mon Apr 23 22:49:31 2018 +0200
  66. ec472e0 ARM: socfpga: Sync A10 clock manager binding parser by Marek Vasut · Sat May 12 00:09:21 2018 +0200
  67. 0d5abc9 ARM: socfpga: Zap CONFIG_SOCFPGA_VIRTUAL_TARGET by Marek Vasut · Mon Apr 23 01:26:10 2018 +0200
  68. 323f9de ARM: socfpga: Add boot trampoline for Arria10 by Marek Vasut · Sun Apr 15 13:15:33 2018 +0200
  69. 10e4779 SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · Sun May 06 17:58:06 2018 -0400
  70. 2c828e3 arm: socfpga: stratix10: Add base address map for Statix10 SoC by Chin Liang See · Thu Mar 08 21:39:24 2018 -0600
  71. 85bd93d socfpga: boot0 hook: adjust to unified boot0 semantics by Philipp Tomsich · Tue Oct 10 16:21:07 2017 +0200
  72. 1d675f3 arm: socfpga: Add FPGA driver support for Arria 10 by Tien Fong Chee · Wed Jul 26 13:05:43 2017 +0800
  73. 31e50f4 arm: socfpga: Restructure FPGA driver in the preparation to support A10 by Tien Fong Chee · Wed Jul 26 13:05:38 2017 +0800
  74. 7b7b625 arm: socfpga: Remove unused passing parameter of socfpga_bridges_reset by Tien Fong Chee · Wed Jul 26 13:05:37 2017 +0800
  75. cfd0c54 arm: socfpga: Add misc support for Arria 10 by Ley Foon Tan · Wed Apr 26 02:44:43 2017 +0800
  76. 9ea8c5b arm: socfpga: Add pinmux for Arria 10 by Ley Foon Tan · Wed Apr 26 02:44:42 2017 +0800
  77. d33c203 arm: socfpga: Add sdram header file for Arria 10 by Ley Foon Tan · Wed Apr 26 02:44:41 2017 +0800
  78. c3b4963 arm: socfpga: Add system manager for Arria 10 by Ley Foon Tan · Wed Apr 26 02:44:40 2017 +0800
  79. ca40f29 arm: socfpga: Add clock driver for Arria 10 by Ley Foon Tan · Wed Apr 26 02:44:39 2017 +0800
  80. 778ed2c arm: socfpga: Add reset driver support for Arria 10 by Ley Foon Tan · Wed Apr 26 02:44:38 2017 +0800
  81. 05e8629 arm: socfpga: Add A10 macros by Ley Foon Tan · Wed Apr 26 02:44:37 2017 +0800
  82. b149f2b arm: socfpga: Restructure misc driver by Ley Foon Tan · Wed Apr 26 02:44:36 2017 +0800
  83. d5c5e3b arm: socfpga: Restructure system manager by Ley Foon Tan · Wed Apr 26 02:44:35 2017 +0800
  84. dd5d12d arm: socfpga: Restructure reset manager driver by Ley Foon Tan · Wed Apr 26 02:44:34 2017 +0800
  85. ec6f882 arm: socfpga: Restructure clock manager driver by Ley Foon Tan · Wed Apr 26 02:44:33 2017 +0800
  86. 19869ea ARM: socfpga: boot0 hook: remove macro from boot0 header file by Chee, Tien Fong · Wed Mar 29 11:49:16 2017 +0800
  87. 2492b9f arm: socfpga: set the mpuclk divider in the Altera group register by Dinh Nguyen · Tue Jan 31 12:33:08 2017 -0600
  88. bcd861b ARM: socfpga: Add boot0 hook to prevent SPL corruption by Marek Vasut · Wed Nov 16 17:20:23 2016 +0100
  89. 3ea5951 ddr: altera: Configuring SDRAM extra cycles timing parameters by Chin Liang See · Wed Sep 21 10:25:56 2016 +0800
  90. 734c066 arm: socfpga: Nuke useless include by Marek Vasut · Sat Mar 19 18:59:11 2016 +0100
  91. 8dcb5c5 arm: socfpga: Define NAND reset bit by Marek Vasut · Sun Dec 20 04:00:41 2015 +0100
  92. c4b66c4 arm: socfpga: fix up a questionable macro for SDMMC by Dinh Nguyen · Wed Dec 02 13:31:33 2015 -0600
  93. eca8b5c ARM: socfpga: rename the cyclone5 and arria5 base address file by Dinh Nguyen · Mon Nov 23 17:27:17 2015 -0600
  94. b1f95d6 ARM: socfpga: arria10: add base address map for Arria10 by Dinh Nguyen · Mon Nov 23 17:27:16 2015 -0600
  95. e3f7a45 arm: socfpga: reset: FIX address of tstscratch register by Philipp Rosenberger · Thu Nov 12 18:23:10 2015 +0100
  96. 200f0c5 arm: socfpga: reset: correct dma, qspi, and sdmmc reset bit defines by Dinh Nguyen · Mon Nov 02 17:11:21 2015 -0600
  97. 1749723 mmc: dw_mmc: Probe the MMC from OF by Marek Vasut · Sat Jul 25 10:48:14 2015 +0200
  98. 7b64873 arm: socfpga: Make the pinmux table const u8 by Marek Vasut · Mon Aug 10 22:17:46 2015 +0200
  99. b640cae arm: socfpga: scan: Add code to get FPGA ID by Dinh Nguyen · Fri Jul 31 11:06:50 2015 -0500
  100. 65371c8 arm: socfpga: scan: Clean up horrible macros by Marek Vasut · Sat Aug 01 03:18:50 2015 +0200