Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / c7664a4ef3802ee54e709a94b74b776c3aaaddff / . / arch / powerpc / include / asm / config_mpc85xx.h
blob: f3346458f5150ce00e24eca57a4431096e54d70b [file] [log] [blame]
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]1/*
2 * Copyright 2011 Freescale Semiconductor, Inc.
3 *
4 * This program is free software; you can redistribute it and/or
5 * modify it under the terms of the GNU General Public License as
6 * published by the Free Software Foundation; either version 2 of
7 * the License, or (at your option) any later version.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 *
14 * You should have received a copy of the GNU General Public License
15 * along with this program; if not, write to the Free Software
16 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
17 * MA 02111-1307 USA
18 *
19 */
20
21#ifndef _ASM_MPC85xx_CONFIG_H_
22#define _ASM_MPC85xx_CONFIG_H_
23
24/* SoC specific defines for Freescale MPC85xx (PQ3) and QorIQ processors */
25
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]26#ifdef CONFIG_SYS_CCSRBAR_DEFAULT
27#error "Do not define CONFIG_SYS_CCSRBAR_DEFAULT in the board header file."
28#endif
29
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]30/* Number of TLB CAM entries we have on FSL Book-E chips */
31#if defined(CONFIG_E500MC)
32#define CONFIG_SYS_NUM_TLBCAMS 64
33#elif defined(CONFIG_E500)
34#define CONFIG_SYS_NUM_TLBCAMS 16
35#endif
36
37#if defined(CONFIG_MPC8536)
38#define CONFIG_MAX_CPUS 1
39#define CONFIG_SYS_FSL_NUM_LAWS 12
40#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]41#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]42
Wolfgang Denka4de8352011-02-02 22:36:10 +0100[diff] [blame]43#elif defined(CONFIG_MPC8540)
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]44#define CONFIG_MAX_CPUS 1
45#define CONFIG_SYS_FSL_NUM_LAWS 8
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]46#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]47
Wolfgang Denka4de8352011-02-02 22:36:10 +0100[diff] [blame]48#elif defined(CONFIG_MPC8541)
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]49#define CONFIG_MAX_CPUS 1
50#define CONFIG_SYS_FSL_NUM_LAWS 8
51#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]52#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]53
54#elif defined(CONFIG_MPC8544)
55#define CONFIG_MAX_CPUS 1
56#define CONFIG_SYS_FSL_NUM_LAWS 10
57#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]58#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]59
60#elif defined(CONFIG_MPC8548)
61#define CONFIG_MAX_CPUS 1
62#define CONFIG_SYS_FSL_NUM_LAWS 10
63#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]64#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]65
66#elif defined(CONFIG_MPC8555)
67#define CONFIG_MAX_CPUS 1
68#define CONFIG_SYS_FSL_NUM_LAWS 8
69#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]70#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]71
72#elif defined(CONFIG_MPC8560)
73#define CONFIG_MAX_CPUS 1
74#define CONFIG_SYS_FSL_NUM_LAWS 8
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]75#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]76
77#elif defined(CONFIG_MPC8568)
78#define CONFIG_MAX_CPUS 1
79#define CONFIG_SYS_FSL_NUM_LAWS 10
80#define CONFIG_SYS_FSL_SEC_COMPAT 2
Kumar Gala52bd8152011-01-31 23:09:25 -0600[diff] [blame]81#define QE_MURAM_SIZE 0x10000UL
82#define MAX_QE_RISC 2
83#define QE_NUM_OF_SNUM 28
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]84#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]85
86#elif defined(CONFIG_MPC8569)
87#define CONFIG_MAX_CPUS 1
88#define CONFIG_SYS_FSL_NUM_LAWS 10
89#define CONFIG_SYS_FSL_SEC_COMPAT 2
Kumar Gala52bd8152011-01-31 23:09:25 -0600[diff] [blame]90#define QE_MURAM_SIZE 0x20000UL
91#define MAX_QE_RISC 4
92#define QE_NUM_OF_SNUM 46
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]93#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]94
95#elif defined(CONFIG_MPC8572)
96#define CONFIG_MAX_CPUS 2
97#define CONFIG_SYS_FSL_NUM_LAWS 12
98#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]99#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
York Sun9aa857b2011-01-25 21:51:27 -0800[diff] [blame]100#define CONFIG_SYS_FSL_ERRATUM_DDR_115
York Sunc8fc9592011-01-25 22:05:49 -0800[diff] [blame]101#define CONFIG_SYS_FSL_ERRATUM_DDR111_DDR134
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]102
103#elif defined(CONFIG_P1010)
104#define CONFIG_MAX_CPUS 1
Priyanka Jain02449632011-02-09 09:24:10 +0530[diff] [blame]105#define CONFIG_FSL_SDHC_V2_3
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]106#define CONFIG_SYS_FSL_NUM_LAWS 12
107#define CONFIG_TSECV2
108#define CONFIG_SYS_FSL_SEC_COMPAT 4
Poonam Aggrwal7373c592011-02-06 11:31:44 +0530[diff] [blame]109#define CONFIG_FSL_SATA_V2
110#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
111#define CONFIG_NUM_DDR_CONTROLLERS 1
112#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]113#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Ramneek Mehresh3fb68ee2011-03-23 15:20:43 +0530[diff] [blame]114#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
Poonam Aggrwalc7664a42011-06-30 03:00:28 -0500[diff] [blame^]115#define CONFIG_SYS_FSL_ERRATUM_IFC_A002769
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]116
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]117/* P1011 is single core version of P1020 */
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]118#elif defined(CONFIG_P1011)
119#define CONFIG_MAX_CPUS 1
120#define CONFIG_SYS_FSL_NUM_LAWS 12
121#define CONFIG_TSECV2
Prabhakar Kushwaha1c48e772011-02-01 15:55:58 +0000[diff] [blame]122#define CONFIG_FSL_PCIE_DISABLE_ASPM
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]123#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]124#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]125#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
126#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]127
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]128/* P1012 is single core version of P1021 */
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]129#elif defined(CONFIG_P1012)
130#define CONFIG_MAX_CPUS 1
131#define CONFIG_SYS_FSL_NUM_LAWS 12
132#define CONFIG_TSECV2
Prabhakar Kushwaha1c48e772011-02-01 15:55:58 +0000[diff] [blame]133#define CONFIG_FSL_PCIE_DISABLE_ASPM
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]134#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]135#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]136#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
137#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Haiying Wang8cb2af72011-02-11 01:25:30 -0600[diff] [blame]138#define QE_MURAM_SIZE 0x6000UL
139#define MAX_QE_RISC 1
140#define QE_NUM_OF_SNUM 28
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]141
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]142/* P1013 is single core version of P1022 */
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]143#elif defined(CONFIG_P1013)
144#define CONFIG_MAX_CPUS 1
145#define CONFIG_SYS_FSL_NUM_LAWS 12
146#define CONFIG_TSECV2
147#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]148#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Jiang Yutang7cd05902011-01-30 17:06:20 -0600[diff] [blame]149#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
150#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
151#define CONFIG_FSL_SATA_ERRATUM_A001
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]152
153#elif defined(CONFIG_P1014)
154#define CONFIG_MAX_CPUS 1
Priyanka Jain02449632011-02-09 09:24:10 +0530[diff] [blame]155#define CONFIG_FSL_SDHC_V2_3
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]156#define CONFIG_SYS_FSL_NUM_LAWS 12
157#define CONFIG_TSECV2
158#define CONFIG_SYS_FSL_SEC_COMPAT 4
Poonam Aggrwal7373c592011-02-06 11:31:44 +0530[diff] [blame]159#define CONFIG_FSL_SATA_V2
160#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
161#define CONFIG_NUM_DDR_CONTROLLERS 1
162#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Ramneek Mehresh3fb68ee2011-03-23 15:20:43 +0530[diff] [blame]163#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
Poonam Aggrwalc7664a42011-06-30 03:00:28 -0500[diff] [blame^]164#define CONFIG_SYS_FSL_ERRATUM_IFC_A002769
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]165
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]166/* P1015 is single core version of P1024 */
167#elif defined(CONFIG_P1015)
168#define CONFIG_MAX_CPUS 1
169#define CONFIG_SYS_FSL_NUM_LAWS 12
170#define CONFIG_TSECV2
171#define CONFIG_FSL_PCIE_DISABLE_ASPM
172#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]173#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]174#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
175#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
176
177/* P1016 is single core version of P1025 */
178#elif defined(CONFIG_P1016)
179#define CONFIG_MAX_CPUS 1
180#define CONFIG_SYS_FSL_NUM_LAWS 12
181#define CONFIG_TSECV2
182#define CONFIG_FSL_PCIE_DISABLE_ASPM
183#define CONFIG_SYS_FSL_SEC_COMPAT 2
184#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
185#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Haiying Wang8cb2af72011-02-11 01:25:30 -0600[diff] [blame]186#define QE_MURAM_SIZE 0x6000UL
187#define MAX_QE_RISC 1
188#define QE_NUM_OF_SNUM 28
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]189#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]190
191/* P1017 is single core version of P1023 */
Roy Zang1de20b02011-02-03 22:14:19 -0600[diff] [blame]192#elif defined(CONFIG_P1017)
193#define CONFIG_MAX_CPUS 1
194#define CONFIG_SYS_FSL_NUM_LAWS 12
195#define CONFIG_SYS_FSL_SEC_COMPAT 4
196#define CONFIG_SYS_NUM_FMAN 1
197#define CONFIG_SYS_NUM_FM1_DTSEC 2
198#define CONFIG_NUM_DDR_CONTROLLERS 1
199#define CONFIG_SYS_QMAN_NUM_PORTALS 3
200#define CONFIG_SYS_BMAN_NUM_PORTALS 3
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]201#define CONFIG_SYS_FM_MURAM_SIZE 0x10000
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]202#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]203#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff600000
Roy Zang1de20b02011-02-03 22:14:19 -0600[diff] [blame]204
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]205#elif defined(CONFIG_P1020)
206#define CONFIG_MAX_CPUS 2
207#define CONFIG_SYS_FSL_NUM_LAWS 12
208#define CONFIG_TSECV2
Prabhakar Kushwaha1c48e772011-02-01 15:55:58 +0000[diff] [blame]209#define CONFIG_FSL_PCIE_DISABLE_ASPM
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]210#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]211#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]212#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
213#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]214
215#elif defined(CONFIG_P1021)
216#define CONFIG_MAX_CPUS 2
217#define CONFIG_SYS_FSL_NUM_LAWS 12
218#define CONFIG_TSECV2
Prabhakar Kushwaha1c48e772011-02-01 15:55:58 +0000[diff] [blame]219#define CONFIG_FSL_PCIE_DISABLE_ASPM
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]220#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]221#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]222#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
223#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Haiying Wang8cb2af72011-02-11 01:25:30 -0600[diff] [blame]224#define QE_MURAM_SIZE 0x6000UL
225#define MAX_QE_RISC 1
226#define QE_NUM_OF_SNUM 28
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]227
228#elif defined(CONFIG_P1022)
229#define CONFIG_MAX_CPUS 2
230#define CONFIG_SYS_FSL_NUM_LAWS 12
231#define CONFIG_TSECV2
232#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]233#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Jiang Yutang7cd05902011-01-30 17:06:20 -0600[diff] [blame]234#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
235#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
236#define CONFIG_FSL_SATA_ERRATUM_A001
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]237
Roy Zang1de20b02011-02-03 22:14:19 -0600[diff] [blame]238#elif defined(CONFIG_P1023)
239#define CONFIG_MAX_CPUS 2
240#define CONFIG_SYS_FSL_NUM_LAWS 12
241#define CONFIG_SYS_FSL_SEC_COMPAT 4
242#define CONFIG_SYS_NUM_FMAN 1
243#define CONFIG_SYS_NUM_FM1_DTSEC 2
244#define CONFIG_NUM_DDR_CONTROLLERS 1
245#define CONFIG_SYS_QMAN_NUM_PORTALS 3
246#define CONFIG_SYS_BMAN_NUM_PORTALS 3
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]247#define CONFIG_SYS_FM_MURAM_SIZE 0x10000
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]248#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]249#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff600000
Roy Zang1de20b02011-02-03 22:14:19 -0600[diff] [blame]250
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]251/* P1024 is lower end variant of P1020 */
252#elif defined(CONFIG_P1024)
253#define CONFIG_MAX_CPUS 2
254#define CONFIG_SYS_FSL_NUM_LAWS 12
255#define CONFIG_TSECV2
256#define CONFIG_FSL_PCIE_DISABLE_ASPM
257#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]258#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]259#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
260#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
261
262/* P1025 is lower end variant of P1021 */
263#elif defined(CONFIG_P1025)
264#define CONFIG_MAX_CPUS 2
265#define CONFIG_SYS_FSL_NUM_LAWS 12
266#define CONFIG_TSECV2
267#define CONFIG_FSL_PCIE_DISABLE_ASPM
268#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]269#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]270#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
271#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Haiying Wang8cb2af72011-02-11 01:25:30 -0600[diff] [blame]272#define QE_MURAM_SIZE 0x6000UL
273#define MAX_QE_RISC 1
274#define QE_NUM_OF_SNUM 28
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]275
276/* P2010 is single core version of P2020 */
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]277#elif defined(CONFIG_P2010)
278#define CONFIG_MAX_CPUS 1
279#define CONFIG_SYS_FSL_NUM_LAWS 12
280#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]281#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Gala7b5b4802011-01-26 01:43:15 -0600[diff] [blame]282#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Gala9a878d52011-01-29 15:36:10 -0600[diff] [blame]283#define CONFIG_SYS_FSL_ERRATUM_ESDHC_A001
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]284
285#elif defined(CONFIG_P2020)
286#define CONFIG_MAX_CPUS 2
287#define CONFIG_SYS_FSL_NUM_LAWS 12
288#define CONFIG_SYS_FSL_SEC_COMPAT 2
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]289#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Gala7b5b4802011-01-26 01:43:15 -0600[diff] [blame]290#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Gala9a878d52011-01-29 15:36:10 -0600[diff] [blame]291#define CONFIG_SYS_FSL_ERRATUM_ESDHC_A001
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]292
293#elif defined(CONFIG_PPC_P2040)
294#define CONFIG_MAX_CPUS 4
Kumar Gala3842bb52011-02-16 02:03:29 -0600[diff] [blame]295#define CONFIG_SYS_FSL_NUM_CC_PLLS 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]296#define CONFIG_SYS_FSL_NUM_LAWS 32
297#define CONFIG_SYS_FSL_SEC_COMPAT 4
Kumar Gala60d95d82011-01-25 12:42:32 -0600[diff] [blame]298#define CONFIG_SYS_NUM_FMAN 1
299#define CONFIG_SYS_NUM_FM1_DTSEC 5
300#define CONFIG_NUM_DDR_CONTROLLERS 1
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]301#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
Kumar Galaf4fb90f2011-02-18 05:40:54 -0600[diff] [blame]302#define CONFIG_SYS_FSL_TBCLK_DIV 32
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]303#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]304#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
Roy Zang6d6a0e12011-04-13 00:08:51 -0500[diff] [blame]305#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
306#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
Kumar Galaa49034f2011-04-13 00:19:10 -0500[diff] [blame]307#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
Lei Xu32276202011-04-19 15:28:41 +0800[diff] [blame]308#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]309
Kumar Gala619541b2011-05-13 01:16:07 -0500[diff] [blame]310#elif defined(CONFIG_PPC_P2041)
311#define CONFIG_MAX_CPUS 4
312#define CONFIG_SYS_FSL_NUM_CC_PLLS 2
313#define CONFIG_SYS_FSL_NUM_LAWS 32
314#define CONFIG_SYS_FSL_SEC_COMPAT 4
315#define CONFIG_SYS_NUM_FMAN 1
316#define CONFIG_SYS_NUM_FM1_DTSEC 5
317#define CONFIG_SYS_NUM_FM1_10GEC 1
318#define CONFIG_NUM_DDR_CONTROLLERS 1
319#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
320#define CONFIG_SYS_FSL_TBCLK_DIV 32
321#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]322#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
Kumar Gala619541b2011-05-13 01:16:07 -0500[diff] [blame]323#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
324#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
Kumar Galaa49034f2011-04-13 00:19:10 -0500[diff] [blame]325#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
Kumar Gala619541b2011-05-13 01:16:07 -0500[diff] [blame]326#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
327
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]328#elif defined(CONFIG_PPC_P3041)
329#define CONFIG_MAX_CPUS 4
Kumar Gala3842bb52011-02-16 02:03:29 -0600[diff] [blame]330#define CONFIG_SYS_FSL_NUM_CC_PLLS 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]331#define CONFIG_SYS_FSL_NUM_LAWS 32
332#define CONFIG_SYS_FSL_SEC_COMPAT 4
Kumar Gala60d95d82011-01-25 12:42:32 -0600[diff] [blame]333#define CONFIG_SYS_NUM_FMAN 1
334#define CONFIG_SYS_NUM_FM1_DTSEC 5
335#define CONFIG_SYS_NUM_FM1_10GEC 1
336#define CONFIG_NUM_DDR_CONTROLLERS 1
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]337#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
Kumar Galaf4fb90f2011-02-18 05:40:54 -0600[diff] [blame]338#define CONFIG_SYS_FSL_TBCLK_DIV 32
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]339#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]340#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
Roy Zang6d6a0e12011-04-13 00:08:51 -0500[diff] [blame]341#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
342#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
Kumar Galaa49034f2011-04-13 00:19:10 -0500[diff] [blame]343#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
Lei Xu32276202011-04-19 15:28:41 +0800[diff] [blame]344#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]345
346#elif defined(CONFIG_PPC_P4040)
347#define CONFIG_MAX_CPUS 4
Kumar Gala3842bb52011-02-16 02:03:29 -0600[diff] [blame]348#define CONFIG_SYS_FSL_NUM_CC_PLLS 4
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]349#define CONFIG_SYS_FSL_NUM_LAWS 32
350#define CONFIG_SYS_FSL_SEC_COMPAT 4
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]351#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
Kumar Galaf4fb90f2011-02-18 05:40:54 -0600[diff] [blame]352#define CONFIG_SYS_FSL_TBCLK_DIV 16
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]353#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,p4080-pcie"
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]354#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]355
356#elif defined(CONFIG_PPC_P4080)
357#define CONFIG_MAX_CPUS 8
Kumar Gala3842bb52011-02-16 02:03:29 -0600[diff] [blame]358#define CONFIG_SYS_FSL_NUM_CC_PLLS 4
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]359#define CONFIG_SYS_FSL_NUM_LAWS 32
360#define CONFIG_SYS_FSL_SEC_COMPAT 4
361#define CONFIG_SYS_NUM_FMAN 2
362#define CONFIG_SYS_NUM_FM1_DTSEC 4
363#define CONFIG_SYS_NUM_FM2_DTSEC 4
364#define CONFIG_SYS_NUM_FM1_10GEC 1
365#define CONFIG_SYS_NUM_FM2_10GEC 1
366#define CONFIG_NUM_DDR_CONTROLLERS 2
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]367#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
Kumar Galaf4fb90f2011-02-18 05:40:54 -0600[diff] [blame]368#define CONFIG_SYS_FSL_TBCLK_DIV 16
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]369#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,p4080-pcie"
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]370#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]371#define CONFIG_SYS_FSL_ERRATUM_CPC_A002
372#define CONFIG_SYS_FSL_ERRATUM_CPC_A003
York Sun922f40f2011-01-10 12:03:01 +0000[diff] [blame]373#define CONFIG_SYS_FSL_ERRATUM_DDR_A003
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]374#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
375#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
376#define CONFIG_SYS_FSL_ERRATUM_ESDHC135
377#define CONFIG_SYS_FSL_ERRATUM_ESDHC136
378#define CONFIG_SYS_P4080_ERRATUM_CPU22
379#define CONFIG_SYS_P4080_ERRATUM_SERDES8
Emil Medveb01c81f2010-08-31 22:57:38 -0500[diff] [blame]380#define CONFIG_SYS_P4080_ERRATUM_SERDES9
Timur Tabi6a62dc42011-04-18 17:16:00 -0500[diff] [blame]381#define CONFIG_SYS_P4080_ERRATUM_SERDES_A001
Timur Tabi90f381d2011-04-01 13:19:36 -0500[diff] [blame]382#define CONFIG_SYS_P4080_ERRATUM_SERDES_A005
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]383
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]384/* P5010 is single core version of P5020 */
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]385#elif defined(CONFIG_PPC_P5010)
386#define CONFIG_MAX_CPUS 1
Kumar Gala3842bb52011-02-16 02:03:29 -0600[diff] [blame]387#define CONFIG_SYS_FSL_NUM_CC_PLLS 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]388#define CONFIG_SYS_FSL_NUM_LAWS 32
389#define CONFIG_SYS_FSL_SEC_COMPAT 4
Kumar Gala60d95d82011-01-25 12:42:32 -0600[diff] [blame]390#define CONFIG_SYS_NUM_FMAN 1
391#define CONFIG_SYS_NUM_FM1_DTSEC 5
392#define CONFIG_SYS_NUM_FM1_10GEC 1
393#define CONFIG_NUM_DDR_CONTROLLERS 1
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]394#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
Kumar Galaf4fb90f2011-02-18 05:40:54 -0600[diff] [blame]395#define CONFIG_SYS_FSL_TBCLK_DIV 32
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]396#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]397#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
Roy Zang6d6a0e12011-04-13 00:08:51 -0500[diff] [blame]398#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
399#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
Kumar Galaa49034f2011-04-13 00:19:10 -0500[diff] [blame]400#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
Lei Xu32276202011-04-19 15:28:41 +0800[diff] [blame]401#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]402
403#elif defined(CONFIG_PPC_P5020)
404#define CONFIG_MAX_CPUS 2
Kumar Gala3842bb52011-02-16 02:03:29 -0600[diff] [blame]405#define CONFIG_SYS_FSL_NUM_CC_PLLS 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]406#define CONFIG_SYS_FSL_NUM_LAWS 32
407#define CONFIG_SYS_FSL_SEC_COMPAT 4
Kumar Gala60d95d82011-01-25 12:42:32 -0600[diff] [blame]408#define CONFIG_SYS_NUM_FMAN 1
409#define CONFIG_SYS_NUM_FM1_DTSEC 5
410#define CONFIG_SYS_NUM_FM1_10GEC 1
411#define CONFIG_NUM_DDR_CONTROLLERS 2
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]412#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
Kumar Galaf4fb90f2011-02-18 05:40:54 -0600[diff] [blame]413#define CONFIG_SYS_FSL_TBCLK_DIV 32
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]414#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]415#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
Roy Zang6d6a0e12011-04-13 00:08:51 -0500[diff] [blame]416#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
417#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
Kumar Galaa49034f2011-04-13 00:19:10 -0500[diff] [blame]418#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
Lei Xu32276202011-04-19 15:28:41 +0800[diff] [blame]419#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]420
421#else
422#error Processor type not defined for this platform
423#endif
424
Timur Tabid8f341c2011-08-04 18:03:41 -0500[diff] [blame]425#ifndef CONFIG_SYS_CCSRBAR_DEFAULT
426#error "CONFIG_SYS_CCSRBAR_DEFAULT is not defined for this platform."
427#endif
428
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]429#endif /* _ASM_MPC85xx_CONFIG_H_ */