Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 3fb68eebb31b7a5fb549b9574500fb46de07f424 / . / arch / powerpc / include / asm / config_mpc85xx.h
blob: d9d04e7e41e338787717186784eb236344e61304 [file] [log] [blame]
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]1/*
2 * Copyright 2011 Freescale Semiconductor, Inc.
3 *
4 * This program is free software; you can redistribute it and/or
5 * modify it under the terms of the GNU General Public License as
6 * published by the Free Software Foundation; either version 2 of
7 * the License, or (at your option) any later version.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 *
14 * You should have received a copy of the GNU General Public License
15 * along with this program; if not, write to the Free Software
16 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
17 * MA 02111-1307 USA
18 *
19 */
20
21#ifndef _ASM_MPC85xx_CONFIG_H_
22#define _ASM_MPC85xx_CONFIG_H_
23
24/* SoC specific defines for Freescale MPC85xx (PQ3) and QorIQ processors */
25
26/* Number of TLB CAM entries we have on FSL Book-E chips */
27#if defined(CONFIG_E500MC)
28#define CONFIG_SYS_NUM_TLBCAMS 64
29#elif defined(CONFIG_E500)
30#define CONFIG_SYS_NUM_TLBCAMS 16
31#endif
32
33#if defined(CONFIG_MPC8536)
34#define CONFIG_MAX_CPUS 1
35#define CONFIG_SYS_FSL_NUM_LAWS 12
36#define CONFIG_SYS_FSL_SEC_COMPAT 2
37
Wolfgang Denka4de8352011-02-02 22:36:10 +0100[diff] [blame]38#elif defined(CONFIG_MPC8540)
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]39#define CONFIG_MAX_CPUS 1
40#define CONFIG_SYS_FSL_NUM_LAWS 8
41
Wolfgang Denka4de8352011-02-02 22:36:10 +0100[diff] [blame]42#elif defined(CONFIG_MPC8541)
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]43#define CONFIG_MAX_CPUS 1
44#define CONFIG_SYS_FSL_NUM_LAWS 8
45#define CONFIG_SYS_FSL_SEC_COMPAT 2
46
47#elif defined(CONFIG_MPC8544)
48#define CONFIG_MAX_CPUS 1
49#define CONFIG_SYS_FSL_NUM_LAWS 10
50#define CONFIG_SYS_FSL_SEC_COMPAT 2
51
52#elif defined(CONFIG_MPC8548)
53#define CONFIG_MAX_CPUS 1
54#define CONFIG_SYS_FSL_NUM_LAWS 10
55#define CONFIG_SYS_FSL_SEC_COMPAT 2
56
57#elif defined(CONFIG_MPC8555)
58#define CONFIG_MAX_CPUS 1
59#define CONFIG_SYS_FSL_NUM_LAWS 8
60#define CONFIG_SYS_FSL_SEC_COMPAT 2
61
62#elif defined(CONFIG_MPC8560)
63#define CONFIG_MAX_CPUS 1
64#define CONFIG_SYS_FSL_NUM_LAWS 8
65
66#elif defined(CONFIG_MPC8568)
67#define CONFIG_MAX_CPUS 1
68#define CONFIG_SYS_FSL_NUM_LAWS 10
69#define CONFIG_SYS_FSL_SEC_COMPAT 2
Kumar Gala52bd8152011-01-31 23:09:25 -0600[diff] [blame]70#define QE_MURAM_SIZE 0x10000UL
71#define MAX_QE_RISC 2
72#define QE_NUM_OF_SNUM 28
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]73
74#elif defined(CONFIG_MPC8569)
75#define CONFIG_MAX_CPUS 1
76#define CONFIG_SYS_FSL_NUM_LAWS 10
77#define CONFIG_SYS_FSL_SEC_COMPAT 2
Kumar Gala52bd8152011-01-31 23:09:25 -0600[diff] [blame]78#define QE_MURAM_SIZE 0x20000UL
79#define MAX_QE_RISC 4
80#define QE_NUM_OF_SNUM 46
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]81
82#elif defined(CONFIG_MPC8572)
83#define CONFIG_MAX_CPUS 2
84#define CONFIG_SYS_FSL_NUM_LAWS 12
85#define CONFIG_SYS_FSL_SEC_COMPAT 2
York Sun9aa857b2011-01-25 21:51:27 -0800[diff] [blame]86#define CONFIG_SYS_FSL_ERRATUM_DDR_115
York Sunc8fc9592011-01-25 22:05:49 -0800[diff] [blame]87#define CONFIG_SYS_FSL_ERRATUM_DDR111_DDR134
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]88
89#elif defined(CONFIG_P1010)
90#define CONFIG_MAX_CPUS 1
Priyanka Jain02449632011-02-09 09:24:10 +0530[diff] [blame]91#define CONFIG_FSL_SDHC_V2_3
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]92#define CONFIG_SYS_FSL_NUM_LAWS 12
93#define CONFIG_TSECV2
94#define CONFIG_SYS_FSL_SEC_COMPAT 4
Poonam Aggrwal7373c592011-02-06 11:31:44 +0530[diff] [blame]95#define CONFIG_FSL_SATA_V2
96#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
97#define CONFIG_NUM_DDR_CONTROLLERS 1
98#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]99#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Ramneek Mehresh3fb68ee2011-03-23 15:20:43 +0530[diff] [blame^]100#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]101
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]102/* P1011 is single core version of P1020 */
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]103#elif defined(CONFIG_P1011)
104#define CONFIG_MAX_CPUS 1
105#define CONFIG_SYS_FSL_NUM_LAWS 12
106#define CONFIG_TSECV2
Prabhakar Kushwaha1c48e772011-02-01 15:55:58 +0000[diff] [blame]107#define CONFIG_FSL_PCIE_DISABLE_ASPM
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]108#define CONFIG_SYS_FSL_SEC_COMPAT 2
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]109#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
110#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]111
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]112/* P1012 is single core version of P1021 */
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]113#elif defined(CONFIG_P1012)
114#define CONFIG_MAX_CPUS 1
115#define CONFIG_SYS_FSL_NUM_LAWS 12
116#define CONFIG_TSECV2
Prabhakar Kushwaha1c48e772011-02-01 15:55:58 +0000[diff] [blame]117#define CONFIG_FSL_PCIE_DISABLE_ASPM
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]118#define CONFIG_SYS_FSL_SEC_COMPAT 2
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]119#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
120#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Haiying Wang8cb2af72011-02-11 01:25:30 -0600[diff] [blame]121#define QE_MURAM_SIZE 0x6000UL
122#define MAX_QE_RISC 1
123#define QE_NUM_OF_SNUM 28
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]124
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]125/* P1013 is single core version of P1022 */
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]126#elif defined(CONFIG_P1013)
127#define CONFIG_MAX_CPUS 1
128#define CONFIG_SYS_FSL_NUM_LAWS 12
129#define CONFIG_TSECV2
130#define CONFIG_SYS_FSL_SEC_COMPAT 2
Jiang Yutang7cd05902011-01-30 17:06:20 -0600[diff] [blame]131#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
132#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
133#define CONFIG_FSL_SATA_ERRATUM_A001
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]134
135#elif defined(CONFIG_P1014)
136#define CONFIG_MAX_CPUS 1
Priyanka Jain02449632011-02-09 09:24:10 +0530[diff] [blame]137#define CONFIG_FSL_SDHC_V2_3
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]138#define CONFIG_SYS_FSL_NUM_LAWS 12
139#define CONFIG_TSECV2
140#define CONFIG_SYS_FSL_SEC_COMPAT 4
Poonam Aggrwal7373c592011-02-06 11:31:44 +0530[diff] [blame]141#define CONFIG_FSL_SATA_V2
142#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
143#define CONFIG_NUM_DDR_CONTROLLERS 1
144#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
Ramneek Mehresh3fb68ee2011-03-23 15:20:43 +0530[diff] [blame^]145#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]146
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]147/* P1015 is single core version of P1024 */
148#elif defined(CONFIG_P1015)
149#define CONFIG_MAX_CPUS 1
150#define CONFIG_SYS_FSL_NUM_LAWS 12
151#define CONFIG_TSECV2
152#define CONFIG_FSL_PCIE_DISABLE_ASPM
153#define CONFIG_SYS_FSL_SEC_COMPAT 2
154#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
155#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
156
157/* P1016 is single core version of P1025 */
158#elif defined(CONFIG_P1016)
159#define CONFIG_MAX_CPUS 1
160#define CONFIG_SYS_FSL_NUM_LAWS 12
161#define CONFIG_TSECV2
162#define CONFIG_FSL_PCIE_DISABLE_ASPM
163#define CONFIG_SYS_FSL_SEC_COMPAT 2
164#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
165#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Haiying Wang8cb2af72011-02-11 01:25:30 -0600[diff] [blame]166#define QE_MURAM_SIZE 0x6000UL
167#define MAX_QE_RISC 1
168#define QE_NUM_OF_SNUM 28
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]169
170/* P1017 is single core version of P1023 */
Roy Zang1de20b02011-02-03 22:14:19 -0600[diff] [blame]171#elif defined(CONFIG_P1017)
172#define CONFIG_MAX_CPUS 1
173#define CONFIG_SYS_FSL_NUM_LAWS 12
174#define CONFIG_SYS_FSL_SEC_COMPAT 4
175#define CONFIG_SYS_NUM_FMAN 1
176#define CONFIG_SYS_NUM_FM1_DTSEC 2
177#define CONFIG_NUM_DDR_CONTROLLERS 1
178#define CONFIG_SYS_QMAN_NUM_PORTALS 3
179#define CONFIG_SYS_BMAN_NUM_PORTALS 3
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]180#define CONFIG_SYS_FM_MURAM_SIZE 0x10000
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]181#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Roy Zang1de20b02011-02-03 22:14:19 -0600[diff] [blame]182
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]183#elif defined(CONFIG_P1020)
184#define CONFIG_MAX_CPUS 2
185#define CONFIG_SYS_FSL_NUM_LAWS 12
186#define CONFIG_TSECV2
Prabhakar Kushwaha1c48e772011-02-01 15:55:58 +0000[diff] [blame]187#define CONFIG_FSL_PCIE_DISABLE_ASPM
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]188#define CONFIG_SYS_FSL_SEC_COMPAT 2
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]189#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
190#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]191
192#elif defined(CONFIG_P1021)
193#define CONFIG_MAX_CPUS 2
194#define CONFIG_SYS_FSL_NUM_LAWS 12
195#define CONFIG_TSECV2
Prabhakar Kushwaha1c48e772011-02-01 15:55:58 +0000[diff] [blame]196#define CONFIG_FSL_PCIE_DISABLE_ASPM
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]197#define CONFIG_SYS_FSL_SEC_COMPAT 2
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]198#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
199#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Haiying Wang8cb2af72011-02-11 01:25:30 -0600[diff] [blame]200#define QE_MURAM_SIZE 0x6000UL
201#define MAX_QE_RISC 1
202#define QE_NUM_OF_SNUM 28
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]203
204#elif defined(CONFIG_P1022)
205#define CONFIG_MAX_CPUS 2
206#define CONFIG_SYS_FSL_NUM_LAWS 12
207#define CONFIG_TSECV2
208#define CONFIG_SYS_FSL_SEC_COMPAT 2
Jiang Yutang7cd05902011-01-30 17:06:20 -0600[diff] [blame]209#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
210#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
211#define CONFIG_FSL_SATA_ERRATUM_A001
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]212
Roy Zang1de20b02011-02-03 22:14:19 -0600[diff] [blame]213#elif defined(CONFIG_P1023)
214#define CONFIG_MAX_CPUS 2
215#define CONFIG_SYS_FSL_NUM_LAWS 12
216#define CONFIG_SYS_FSL_SEC_COMPAT 4
217#define CONFIG_SYS_NUM_FMAN 1
218#define CONFIG_SYS_NUM_FM1_DTSEC 2
219#define CONFIG_NUM_DDR_CONTROLLERS 1
220#define CONFIG_SYS_QMAN_NUM_PORTALS 3
221#define CONFIG_SYS_BMAN_NUM_PORTALS 3
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]222#define CONFIG_SYS_FM_MURAM_SIZE 0x10000
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]223#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Roy Zang1de20b02011-02-03 22:14:19 -0600[diff] [blame]224
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]225/* P1024 is lower end variant of P1020 */
226#elif defined(CONFIG_P1024)
227#define CONFIG_MAX_CPUS 2
228#define CONFIG_SYS_FSL_NUM_LAWS 12
229#define CONFIG_TSECV2
230#define CONFIG_FSL_PCIE_DISABLE_ASPM
231#define CONFIG_SYS_FSL_SEC_COMPAT 2
232#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
233#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
234
235/* P1025 is lower end variant of P1021 */
236#elif defined(CONFIG_P1025)
237#define CONFIG_MAX_CPUS 2
238#define CONFIG_SYS_FSL_NUM_LAWS 12
239#define CONFIG_TSECV2
240#define CONFIG_FSL_PCIE_DISABLE_ASPM
241#define CONFIG_SYS_FSL_SEC_COMPAT 2
242#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
243#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Haiying Wang8cb2af72011-02-11 01:25:30 -0600[diff] [blame]244#define QE_MURAM_SIZE 0x6000UL
245#define MAX_QE_RISC 1
246#define QE_NUM_OF_SNUM 28
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]247
248/* P2010 is single core version of P2020 */
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]249#elif defined(CONFIG_P2010)
250#define CONFIG_MAX_CPUS 1
251#define CONFIG_SYS_FSL_NUM_LAWS 12
252#define CONFIG_SYS_FSL_SEC_COMPAT 2
Kumar Gala7b5b4802011-01-26 01:43:15 -0600[diff] [blame]253#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Gala9a878d52011-01-29 15:36:10 -0600[diff] [blame]254#define CONFIG_SYS_FSL_ERRATUM_ESDHC_A001
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]255
256#elif defined(CONFIG_P2020)
257#define CONFIG_MAX_CPUS 2
258#define CONFIG_SYS_FSL_NUM_LAWS 12
259#define CONFIG_SYS_FSL_SEC_COMPAT 2
Kumar Gala7b5b4802011-01-26 01:43:15 -0600[diff] [blame]260#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Gala9a878d52011-01-29 15:36:10 -0600[diff] [blame]261#define CONFIG_SYS_FSL_ERRATUM_ESDHC_A001
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]262
263#elif defined(CONFIG_PPC_P2040)
264#define CONFIG_MAX_CPUS 4
Kumar Gala3842bb52011-02-16 02:03:29 -0600[diff] [blame]265#define CONFIG_SYS_FSL_NUM_CC_PLLS 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]266#define CONFIG_SYS_FSL_NUM_LAWS 32
267#define CONFIG_SYS_FSL_SEC_COMPAT 4
Kumar Gala60d95d82011-01-25 12:42:32 -0600[diff] [blame]268#define CONFIG_SYS_NUM_FMAN 1
269#define CONFIG_SYS_NUM_FM1_DTSEC 5
270#define CONFIG_NUM_DDR_CONTROLLERS 1
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]271#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
Kumar Galaf4fb90f2011-02-18 05:40:54 -0600[diff] [blame]272#define CONFIG_SYS_FSL_TBCLK_DIV 32
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]273#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Roy Zang6d6a0e12011-04-13 00:08:51 -0500[diff] [blame]274#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
275#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
Lei Xu32276202011-04-19 15:28:41 +0800[diff] [blame]276#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]277
Kumar Gala619541b2011-05-13 01:16:07 -0500[diff] [blame]278#elif defined(CONFIG_PPC_P2041)
279#define CONFIG_MAX_CPUS 4
280#define CONFIG_SYS_FSL_NUM_CC_PLLS 2
281#define CONFIG_SYS_FSL_NUM_LAWS 32
282#define CONFIG_SYS_FSL_SEC_COMPAT 4
283#define CONFIG_SYS_NUM_FMAN 1
284#define CONFIG_SYS_NUM_FM1_DTSEC 5
285#define CONFIG_SYS_NUM_FM1_10GEC 1
286#define CONFIG_NUM_DDR_CONTROLLERS 1
287#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
288#define CONFIG_SYS_FSL_TBCLK_DIV 32
289#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
290#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
291#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
292#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
293
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]294#elif defined(CONFIG_PPC_P3041)
295#define CONFIG_MAX_CPUS 4
Kumar Gala3842bb52011-02-16 02:03:29 -0600[diff] [blame]296#define CONFIG_SYS_FSL_NUM_CC_PLLS 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]297#define CONFIG_SYS_FSL_NUM_LAWS 32
298#define CONFIG_SYS_FSL_SEC_COMPAT 4
Kumar Gala60d95d82011-01-25 12:42:32 -0600[diff] [blame]299#define CONFIG_SYS_NUM_FMAN 1
300#define CONFIG_SYS_NUM_FM1_DTSEC 5
301#define CONFIG_SYS_NUM_FM1_10GEC 1
302#define CONFIG_NUM_DDR_CONTROLLERS 1
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]303#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
Kumar Galaf4fb90f2011-02-18 05:40:54 -0600[diff] [blame]304#define CONFIG_SYS_FSL_TBCLK_DIV 32
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]305#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Roy Zang6d6a0e12011-04-13 00:08:51 -0500[diff] [blame]306#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
307#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
Lei Xu32276202011-04-19 15:28:41 +0800[diff] [blame]308#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]309
310#elif defined(CONFIG_PPC_P4040)
311#define CONFIG_MAX_CPUS 4
Kumar Gala3842bb52011-02-16 02:03:29 -0600[diff] [blame]312#define CONFIG_SYS_FSL_NUM_CC_PLLS 4
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]313#define CONFIG_SYS_FSL_NUM_LAWS 32
314#define CONFIG_SYS_FSL_SEC_COMPAT 4
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]315#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
Kumar Galaf4fb90f2011-02-18 05:40:54 -0600[diff] [blame]316#define CONFIG_SYS_FSL_TBCLK_DIV 16
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]317#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,p4080-pcie"
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]318
319#elif defined(CONFIG_PPC_P4080)
320#define CONFIG_MAX_CPUS 8
Kumar Gala3842bb52011-02-16 02:03:29 -0600[diff] [blame]321#define CONFIG_SYS_FSL_NUM_CC_PLLS 4
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]322#define CONFIG_SYS_FSL_NUM_LAWS 32
323#define CONFIG_SYS_FSL_SEC_COMPAT 4
324#define CONFIG_SYS_NUM_FMAN 2
325#define CONFIG_SYS_NUM_FM1_DTSEC 4
326#define CONFIG_SYS_NUM_FM2_DTSEC 4
327#define CONFIG_SYS_NUM_FM1_10GEC 1
328#define CONFIG_SYS_NUM_FM2_10GEC 1
329#define CONFIG_NUM_DDR_CONTROLLERS 2
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]330#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
Kumar Galaf4fb90f2011-02-18 05:40:54 -0600[diff] [blame]331#define CONFIG_SYS_FSL_TBCLK_DIV 16
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]332#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,p4080-pcie"
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]333#define CONFIG_SYS_FSL_ERRATUM_CPC_A002
334#define CONFIG_SYS_FSL_ERRATUM_CPC_A003
York Sun922f40f2011-01-10 12:03:01 +0000[diff] [blame]335#define CONFIG_SYS_FSL_ERRATUM_DDR_A003
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]336#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
337#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
338#define CONFIG_SYS_FSL_ERRATUM_ESDHC135
339#define CONFIG_SYS_FSL_ERRATUM_ESDHC136
340#define CONFIG_SYS_P4080_ERRATUM_CPU22
341#define CONFIG_SYS_P4080_ERRATUM_SERDES8
Emil Medveb01c81f2010-08-31 22:57:38 -0500[diff] [blame]342#define CONFIG_SYS_P4080_ERRATUM_SERDES9
Timur Tabi6a62dc42011-04-18 17:16:00 -0500[diff] [blame]343#define CONFIG_SYS_P4080_ERRATUM_SERDES_A001
Timur Tabi90f381d2011-04-01 13:19:36 -0500[diff] [blame]344#define CONFIG_SYS_P4080_ERRATUM_SERDES_A005
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]345
Kumar Galae4e69252011-02-05 13:45:07 -0600[diff] [blame]346/* P5010 is single core version of P5020 */
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]347#elif defined(CONFIG_PPC_P5010)
348#define CONFIG_MAX_CPUS 1
Kumar Gala3842bb52011-02-16 02:03:29 -0600[diff] [blame]349#define CONFIG_SYS_FSL_NUM_CC_PLLS 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]350#define CONFIG_SYS_FSL_NUM_LAWS 32
351#define CONFIG_SYS_FSL_SEC_COMPAT 4
Kumar Gala60d95d82011-01-25 12:42:32 -0600[diff] [blame]352#define CONFIG_SYS_NUM_FMAN 1
353#define CONFIG_SYS_NUM_FM1_DTSEC 5
354#define CONFIG_SYS_NUM_FM1_10GEC 1
355#define CONFIG_NUM_DDR_CONTROLLERS 1
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]356#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
Kumar Galaf4fb90f2011-02-18 05:40:54 -0600[diff] [blame]357#define CONFIG_SYS_FSL_TBCLK_DIV 32
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]358#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Roy Zang6d6a0e12011-04-13 00:08:51 -0500[diff] [blame]359#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
360#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
Lei Xu32276202011-04-19 15:28:41 +0800[diff] [blame]361#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]362
363#elif defined(CONFIG_PPC_P5020)
364#define CONFIG_MAX_CPUS 2
Kumar Gala3842bb52011-02-16 02:03:29 -0600[diff] [blame]365#define CONFIG_SYS_FSL_NUM_CC_PLLS 2
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]366#define CONFIG_SYS_FSL_NUM_LAWS 32
367#define CONFIG_SYS_FSL_SEC_COMPAT 4
Kumar Gala60d95d82011-01-25 12:42:32 -0600[diff] [blame]368#define CONFIG_SYS_NUM_FMAN 1
369#define CONFIG_SYS_NUM_FM1_DTSEC 5
370#define CONFIG_SYS_NUM_FM1_10GEC 1
371#define CONFIG_NUM_DDR_CONTROLLERS 2
Kumar Galad80dfe42011-02-04 00:43:34 -0600[diff] [blame]372#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
Kumar Galaf4fb90f2011-02-18 05:40:54 -0600[diff] [blame]373#define CONFIG_SYS_FSL_TBCLK_DIV 32
Kumar Gala179b1b22011-05-20 00:39:21 -0500[diff] [blame]374#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
Roy Zang6d6a0e12011-04-13 00:08:51 -0500[diff] [blame]375#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
376#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
Lei Xu32276202011-04-19 15:28:41 +0800[diff] [blame]377#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
Kumar Galafe137112011-01-19 03:05:26 -0600[diff] [blame]378
379#else
380#error Processor type not defined for this platform
381#endif
382
383#endif /* _ASM_MPC85xx_CONFIG_H_ */