blob: 57a4efb88ed17cb86242684d4d85718746fd67cb [file] [log] [blame]
Masahiro Yamadacc85b7b2015-07-26 02:46:26 +09001#
2# I2C subsystem configuration
3#
4
5menu "I2C support"
6
Masahiro Yamadacd5cf8e2015-01-13 12:44:35 +09007config DM_I2C
8 bool "Enable Driver Model for I2C drivers"
9 depends on DM
10 help
Przemyslaw Marczake5fa1212015-03-31 18:57:17 +020011 Enable driver model for I2C. The I2C uclass interface: probe, read,
12 write and speed, is implemented with the bus drivers operations,
13 which provide methods for bus setting and data transfer. Each chip
Simon Glass71fa5b42020-12-03 16:55:18 -070014 device (bus child) info is kept as parent plat. The interface
Bartosz Golaszewski1e4450c2019-07-29 08:58:00 +020015 is defined in include/i2c.h.
Simon Glasse200ee22015-02-13 12:20:48 -070016
Igor Opaniuk964f2322021-02-09 13:52:43 +020017config SPL_DM_I2C
18 bool "Enable Driver Model for I2C drivers in SPL"
19 depends on SPL_DM && DM_I2C
20 default y
21 help
22 Enable driver model for I2C. The I2C uclass interface: probe, read,
23 write and speed, is implemented with the bus drivers operations,
24 which provide methods for bus setting and data transfer. Each chip
25 device (bus child) info is kept as parent platdata. The interface
26 is defined in include/i2c.h.
27
Simon Glass9ad07af2015-08-03 08:19:23 -060028config I2C_CROS_EC_TUNNEL
29 tristate "Chrome OS EC tunnel I2C bus"
30 depends on CROS_EC
31 help
32 This provides an I2C bus that will tunnel i2c commands through to
33 the other side of the Chrome OS EC to the I2C bus connected there.
34 This will work whatever the interface used to talk to the EC (SPI,
35 I2C or LPC). Some Chromebooks use this when the hardware design
36 does not allow direct access to the main PMIC from the AP.
37
Simon Glasseb2cc512015-08-03 08:19:24 -060038config I2C_CROS_EC_LDO
39 bool "Provide access to LDOs on the Chrome OS EC"
40 depends on CROS_EC
41 ---help---
42 On many Chromebooks the main PMIC is inaccessible to the AP. This is
43 often dealt with by using an I2C pass-through interface provided by
44 the EC. On some unfortunate models (e.g. Spring) the pass-through
45 is not available, and an LDO message is available instead. This
46 option enables a driver which provides very basic access to those
47 regulators, via the EC. We implement this as an I2C bus which
48 emulates just the TPS65090 messages we know about. This is done to
49 avoid duplicating the logic in the TPS65090 regulator driver for
50 enabling/disabling an LDO.
Simon Glass9ad07af2015-08-03 08:19:23 -060051
Lukasz Majewski0a556272017-03-21 12:08:25 +010052config I2C_SET_DEFAULT_BUS_NUM
53 bool "Set default I2C bus number"
54 depends on DM_I2C
55 help
56 Set default number of I2C bus to be accessed. This option provides
57 behaviour similar to old (i.e. pre DM) I2C bus driver.
58
59config I2C_DEFAULT_BUS_NUMBER
60 hex "I2C default bus number"
61 depends on I2C_SET_DEFAULT_BUS_NUM
62 default 0x0
63 help
64 Number of default I2C bus to use
65
Przemyslaw Marczakd3aa7e12015-03-31 18:57:18 +020066config DM_I2C_GPIO
67 bool "Enable Driver Model for software emulated I2C bus driver"
68 depends on DM_I2C && DM_GPIO
69 help
70 Enable the i2c bus driver emulation by using the GPIOs. The bus GPIO
71 configuration is given by the device tree. Kernel-style device tree
72 bindings are supported.
73 Binding info: doc/device-tree-bindings/i2c/i2c-gpio.txt
74
Igor Opaniuk964f2322021-02-09 13:52:43 +020075config SPL_DM_I2C_GPIO
76 bool "Enable Driver Model for software emulated I2C bus driver in SPL"
77 depends on SPL_DM && DM_I2C_GPIO && SPL_DM_GPIO && SPL_GPIO_SUPPORT
78 default y
79 help
80 Enable the i2c bus driver emulation by using the GPIOs. The bus GPIO
81 configuration is given by the device tree. Kernel-style device tree
82 bindings are supported.
83 Binding info: doc/device-tree-bindings/i2c/i2c-gpio.txt
84
Songjun Wu26d88282016-06-20 13:22:38 +080085config SYS_I2C_AT91
86 bool "Atmel I2C driver"
87 depends on DM_I2C && ARCH_AT91
88 help
89 Add support for the Atmel I2C driver. A serious problem is that there
90 is no documented way to issue repeated START conditions for more than
91 two messages, as needed to support combined I2C messages. Use the
92 i2c-gpio driver unless your system can cope with this limitation.
93 Binding info: doc/device-tree-bindings/i2c/i2c-at91.txt
94
Rayagonda Kokatanurd5dc36f2020-04-08 11:12:27 +053095config SYS_I2C_IPROC
96 bool "Broadcom I2C driver"
97 depends on DM_I2C
98 help
99 Broadcom I2C driver.
100 Add support for Broadcom I2C driver.
101 Say yes here to to enable the Broadco I2C driver.
102
mario.six@gdsys.cc349686c2016-04-25 08:31:09 +0200103config SYS_I2C_FSL
104 bool "Freescale I2C bus driver"
105 depends on DM_I2C
106 help
107 Add support for Freescale I2C busses as used on MPC8240, MPC8245, and
108 MPC85xx processors.
109
Moritz Fischer0075dac2015-12-28 09:47:11 -0800110config SYS_I2C_CADENCE
111 tristate "Cadence I2C Controller"
Michal Simekc28665d2020-08-06 15:18:36 +0200112 depends on DM_I2C
Moritz Fischer0075dac2015-12-28 09:47:11 -0800113 help
114 Say yes here to select Cadence I2C Host Controller. This controller is
115 e.g. used by Xilinx Zynq.
116
Arthur Life661ba2020-06-01 12:56:31 -0700117config SYS_I2C_CA
118 tristate "Cortina-Access I2C Controller"
119 depends on DM_I2C && CORTINA_PLATFORM
120 default n
121 help
122 Add support for the Cortina Access I2C host controller.
123 Say yes here to select Cortina-Access I2C Host Controller.
124
Adam Forddecc8952018-08-10 05:05:22 -0500125config SYS_I2C_DAVINCI
126 bool "Davinci I2C Controller"
127 depends on (ARCH_KEYSTONE || ARCH_DAVINCI)
128 help
129 Say yes here to add support for Davinci and Keystone I2C controller
130
Stefan Roeseb71955f2016-04-28 09:47:17 +0200131config SYS_I2C_DW
132 bool "Designware I2C Controller"
133 default n
134 help
135 Say yes here to select the Designware I2C Host Controller. This
136 controller is used in various SoCs, e.g. the ST SPEAr, Altera
137 SoCFPGA, Synopsys ARC700 and some Intel x86 SoCs.
138
Stefan Roese38fe7dc2016-04-28 09:47:19 +0200139config SYS_I2C_DW_ENABLE_STATUS_UNSUPPORTED
140 bool "DW I2C Enable Status Register not supported"
141 depends on SYS_I2C_DW && (TARGET_SPEAR300 || TARGET_SPEAR310 || \
142 TARGET_SPEAR320 || TARGET_SPEAR600 || TARGET_X600)
143 default y
144 help
145 Some versions of the Designware I2C controller do not support the
146 enable status register. This config option can be enabled in such
147 cases.
148
maxims@google.com7f613312017-04-17 12:00:30 -0700149config SYS_I2C_ASPEED
150 bool "Aspeed I2C Controller"
151 depends on DM_I2C && ARCH_ASPEED
152 help
153 Say yes here to select Aspeed I2C Host Controller. The driver
154 supports AST2500 and AST2400 controllers, but is very limited.
155 Only single master mode is supported and only byte-by-byte
156 synchronous reads and writes are supported, no Pool Buffers or DMA.
157
Simon Glass5e66fdc2016-01-17 16:11:44 -0700158config SYS_I2C_INTEL
159 bool "Intel I2C/SMBUS driver"
160 depends on DM_I2C
161 help
162 Add support for the Intel SMBUS driver. So far this driver is just
163 a stub which perhaps some basic init. There is no implementation of
164 the I2C API meaning that any I2C operations will immediately fail
165 for now.
166
Peng Fand684adb2017-02-24 09:54:18 +0800167config SYS_I2C_IMX_LPI2C
168 bool "NXP i.MX LPI2C driver"
Peng Fand684adb2017-02-24 09:54:18 +0800169 help
170 Add support for the NXP i.MX LPI2C driver.
171
Beniamino Galvanid5b199c2017-10-29 10:09:00 +0100172config SYS_I2C_MESON
173 bool "Amlogic Meson I2C driver"
174 depends on DM_I2C && ARCH_MESON
175 help
Beniamino Galvani83b153d2017-11-26 17:40:54 +0100176 Add support for the I2C controller available in Amlogic Meson
177 SoCs. The controller supports programmable bus speed including
178 standard (100kbits/s) and fast (400kbit/s) speed and allows the
179 software to define a flexible format of the bit streams. It has an
180 internal buffer holding up to 8 bytes for transfers and supports
181 both 7-bit and 10-bit addresses.
Beniamino Galvanid5b199c2017-10-29 10:09:00 +0100182
Jagan Teki0aedd7f2016-12-06 00:00:57 +0100183config SYS_I2C_MXC
Sriram Dash7122a0c2018-02-06 11:26:30 +0530184 bool "NXP MXC I2C driver"
Jagan Teki0aedd7f2016-12-06 00:00:57 +0100185 help
Chris Packham94d0d3d2019-01-13 22:13:25 +1300186 Add support for the NXP I2C driver. This supports up to four bus
187 channels and operating on standard mode up to 100 kbits/s and fast
188 mode up to 400 kbits/s.
Jagan Teki0aedd7f2016-12-06 00:00:57 +0100189
Trent Piepho92ebcba2019-05-08 23:30:06 +0000190# These settings are not used with DM_I2C, however SPL doesn't use
191# DM_I2C even if DM_I2C is enabled, and so might use these settings even
192# when main u-boot does not!
193if SYS_I2C_MXC && (!DM_I2C || SPL)
Sriram Dash7122a0c2018-02-06 11:26:30 +0530194config SYS_I2C_MXC_I2C1
195 bool "NXP MXC I2C1"
196 help
197 Add support for NXP MXC I2C Controller 1.
198 Required for SoCs which have I2C MXC controller 1 eg LS1088A, LS2080A
199
200config SYS_I2C_MXC_I2C2
201 bool "NXP MXC I2C2"
202 help
203 Add support for NXP MXC I2C Controller 2.
204 Required for SoCs which have I2C MXC controller 2 eg LS1088A, LS2080A
205
206config SYS_I2C_MXC_I2C3
207 bool "NXP MXC I2C3"
208 help
209 Add support for NXP MXC I2C Controller 3.
210 Required for SoCs which have I2C MXC controller 3 eg LS1088A, LS2080A
211
212config SYS_I2C_MXC_I2C4
213 bool "NXP MXC I2C4"
214 help
215 Add support for NXP MXC I2C Controller 4.
216 Required for SoCs which have I2C MXC controller 4 eg LS1088A, LS2080A
Sriram Dasha64aa192018-02-06 11:26:31 +0530217
218config SYS_I2C_MXC_I2C5
219 bool "NXP MXC I2C5"
220 help
221 Add support for NXP MXC I2C Controller 5.
222 Required for SoCs which have I2C MXC controller 5 eg LX2160A
223
224config SYS_I2C_MXC_I2C6
225 bool "NXP MXC I2C6"
226 help
227 Add support for NXP MXC I2C Controller 6.
228 Required for SoCs which have I2C MXC controller 6 eg LX2160A
229
230config SYS_I2C_MXC_I2C7
231 bool "NXP MXC I2C7"
232 help
233 Add support for NXP MXC I2C Controller 7.
234 Required for SoCs which have I2C MXC controller 7 eg LX2160A
235
236config SYS_I2C_MXC_I2C8
237 bool "NXP MXC I2C8"
238 help
239 Add support for NXP MXC I2C Controller 8.
240 Required for SoCs which have I2C MXC controller 8 eg LX2160A
Sriram Dash7122a0c2018-02-06 11:26:30 +0530241endif
242
243if SYS_I2C_MXC_I2C1
244config SYS_MXC_I2C1_SPEED
245 int "I2C Channel 1 speed"
Tom Rini48425b12021-02-09 08:03:10 -0500246 default 40000000 if TARGET_LS2080A_EMU
Sriram Dash7122a0c2018-02-06 11:26:30 +0530247 default 100000
248 help
249 MXC I2C Channel 1 speed
250
251config SYS_MXC_I2C1_SLAVE
252 int "I2C1 Slave"
253 default 0
254 help
255 MXC I2C1 Slave
256endif
257
258if SYS_I2C_MXC_I2C2
259config SYS_MXC_I2C2_SPEED
260 int "I2C Channel 2 speed"
Tom Rini48425b12021-02-09 08:03:10 -0500261 default 40000000 if TARGET_LS2080A_EMU
Sriram Dash7122a0c2018-02-06 11:26:30 +0530262 default 100000
263 help
264 MXC I2C Channel 2 speed
265
266config SYS_MXC_I2C2_SLAVE
267 int "I2C2 Slave"
268 default 0
269 help
270 MXC I2C2 Slave
271endif
272
273if SYS_I2C_MXC_I2C3
274config SYS_MXC_I2C3_SPEED
275 int "I2C Channel 3 speed"
276 default 100000
277 help
278 MXC I2C Channel 3 speed
279
280config SYS_MXC_I2C3_SLAVE
281 int "I2C3 Slave"
282 default 0
283 help
284 MXC I2C3 Slave
285endif
286
287if SYS_I2C_MXC_I2C4
288config SYS_MXC_I2C4_SPEED
289 int "I2C Channel 4 speed"
290 default 100000
291 help
292 MXC I2C Channel 4 speed
293
294config SYS_MXC_I2C4_SLAVE
295 int "I2C4 Slave"
296 default 0
297 help
298 MXC I2C4 Slave
299endif
300
Sriram Dasha64aa192018-02-06 11:26:31 +0530301if SYS_I2C_MXC_I2C5
302config SYS_MXC_I2C5_SPEED
303 int "I2C Channel 5 speed"
304 default 100000
305 help
306 MXC I2C Channel 5 speed
307
308config SYS_MXC_I2C5_SLAVE
309 int "I2C5 Slave"
310 default 0
311 help
312 MXC I2C5 Slave
313endif
314
315if SYS_I2C_MXC_I2C6
316config SYS_MXC_I2C6_SPEED
317 int "I2C Channel 6 speed"
318 default 100000
319 help
320 MXC I2C Channel 6 speed
321
322config SYS_MXC_I2C6_SLAVE
323 int "I2C6 Slave"
324 default 0
325 help
326 MXC I2C6 Slave
327endif
328
329if SYS_I2C_MXC_I2C7
330config SYS_MXC_I2C7_SPEED
331 int "I2C Channel 7 speed"
332 default 100000
333 help
334 MXC I2C Channel 7 speed
335
336config SYS_MXC_I2C7_SLAVE
337 int "I2C7 Slave"
338 default 0
339 help
340 MXC I2C7 Slave
341endif
342
343if SYS_I2C_MXC_I2C8
344config SYS_MXC_I2C8_SPEED
345 int "I2C Channel 8 speed"
346 default 100000
347 help
348 MXC I2C Channel 8 speed
349
350config SYS_MXC_I2C8_SLAVE
351 int "I2C8 Slave"
352 default 0
353 help
354 MXC I2C8 Slave
355endif
356
Stefan Bosch9d85dfb2020-07-10 19:07:28 +0200357config SYS_I2C_NEXELL
358 bool "Nexell I2C driver"
359 depends on DM_I2C
360 help
361 Add support for the Nexell I2C driver. This is used with various
362 Nexell parts such as S5Pxx18 series SoCs. All chips
363 have several I2C ports and all are provided, controlled by the
364 device tree.
365
Pragnesh Patel1cfbd7a2020-11-14 14:42:34 +0530366config SYS_I2C_OCORES
367 bool "ocores I2C driver"
368 depends on DM_I2C
369 help
370 Add support for ocores I2C controller. For details see
371 https://opencores.org/projects/i2c
372
Adam Ford85901162017-08-07 13:11:34 -0500373config SYS_I2C_OMAP24XX
374 bool "TI OMAP2+ I2C driver"
Vignesh R64d4f552019-06-04 18:08:11 -0500375 depends on ARCH_OMAP2PLUS || ARCH_K3
Adam Ford85901162017-08-07 13:11:34 -0500376 help
377 Add support for the OMAP2+ I2C driver.
378
Adam Forded3b0822018-01-24 15:21:21 -0600379if SYS_I2C_OMAP24XX
380config SYS_OMAP24_I2C_SLAVE
381 int "I2C Slave addr channel 0"
382 default 1
383 help
384 OMAP24xx I2C Slave address channel 0
385
386config SYS_OMAP24_I2C_SPEED
387 int "I2C Slave channel 0 speed"
388 default 100000
389 help
390 OMAP24xx Slave speed channel 0
391endif
392
Marek Vasut27165962018-04-21 18:57:28 +0200393config SYS_I2C_RCAR_I2C
394 bool "Renesas RCar I2C driver"
395 depends on (RCAR_GEN3 || RCAR_GEN2) && DM_I2C
396 help
397 Support for Renesas RCar I2C controller.
398
Marek Vasut125d8df2017-11-28 08:02:27 +0100399config SYS_I2C_RCAR_IIC
400 bool "Renesas RCar Gen3 IIC driver"
Marek Vasut4bc57a32018-02-17 02:17:40 +0100401 depends on (RCAR_GEN3 || RCAR_GEN2) && DM_I2C
Marek Vasut125d8df2017-11-28 08:02:27 +0100402 help
403 Support for Renesas RCar Gen3 IIC controller.
404
Simon Glass3595f952015-08-30 16:55:39 -0600405config SYS_I2C_ROCKCHIP
406 bool "Rockchip I2C driver"
407 depends on DM_I2C
408 help
409 Add support for the Rockchip I2C driver. This is used with various
410 Rockchip parts such as RK3126, RK3128, RK3036 and RK3288. All chips
Chris Packham94d0d3d2019-01-13 22:13:25 +1300411 have several I2C ports and all are provided, controlled by the
Simon Glass3595f952015-08-30 16:55:39 -0600412 device tree.
413
Simon Glass39bc3be2015-03-06 13:19:04 -0700414config SYS_I2C_SANDBOX
415 bool "Sandbox I2C driver"
416 depends on SANDBOX && DM_I2C
417 help
418 Enable I2C support for sandbox. This is an emulation of a real I2C
419 bus. Devices can be attached to the bus using the device tree
Masahiro Yamada8d8371d2017-02-11 12:39:55 +0900420 which specifies the driver to use. See sandbox.dts as an example.
Simon Glass39bc3be2015-03-06 13:19:04 -0700421
Suneel Garapatic6baea22020-05-26 14:13:07 +0200422config SYS_I2C_OCTEON
423 bool "Octeon II/III/TX/TX2 I2C driver"
424 depends on (ARCH_OCTEON || ARCH_OCTEONTX || ARCH_OCTEONTX2) && DM_I2C
425 default y
426 help
427 Add support for the Marvell Octeon I2C driver. This is used with
428 various Octeon parts such as Octeon II/III and OcteonTX/TX2. All
429 chips have several I2C ports and all are provided, controlled by
430 the device tree.
431
Jaehoon Chungf7e6a032017-01-09 14:47:52 +0900432config SYS_I2C_S3C24X0
433 bool "Samsung I2C driver"
434 depends on ARCH_EXYNOS4 && DM_I2C
435 help
436 Support for Samsung I2C controller as Samsung SoCs.
Simon Glass39bc3be2015-03-06 13:19:04 -0700437
Patrice Chotardebf442d2017-08-09 14:45:27 +0200438config SYS_I2C_STM32F7
439 bool "STMicroelectronics STM32F7 I2C support"
Patrick Delaunay85b53972018-03-12 10:46:10 +0100440 depends on (STM32F7 || STM32H7 || ARCH_STM32MP) && DM_I2C
Patrice Chotardebf442d2017-08-09 14:45:27 +0200441 help
442 Enable this option to add support for STM32 I2C controller
443 introduced with STM32F7/H7 SoCs. This I2C controller supports :
444 _ Slave and master modes
445 _ Multimaster capability
446 _ Standard-mode (up to 100 kHz)
447 _ Fast-mode (up to 400 kHz)
448 _ Fast-mode Plus (up to 1 MHz)
449 _ 7-bit and 10-bit addressing mode
450 _ Multiple 7-bit slave addresses (2 addresses, 1 with configurable mask)
451 _ All 7-bit addresses acknowledge mode
452 _ General call
453 _ Programmable setup and hold times
454 _ Easy to use event management
455 _ Optional clock stretching
456 _ Software reset
457
Peter Robinson12d37d82019-02-20 12:17:26 +0000458config SYS_I2C_TEGRA
459 bool "NVIDIA Tegra internal I2C controller"
Trevor Woerner513f6402020-05-06 08:02:41 -0400460 depends on ARCH_TEGRA
Peter Robinson12d37d82019-02-20 12:17:26 +0000461 help
462 Support for NVIDIA I2C controller available in Tegra SoCs.
463
Masahiro Yamada96a42ed2015-01-13 12:44:36 +0900464config SYS_I2C_UNIPHIER
465 bool "UniPhier I2C driver"
466 depends on ARCH_UNIPHIER && DM_I2C
467 default y
468 help
Masahiro Yamada563ee4c2015-05-29 17:30:01 +0900469 Support for UniPhier I2C controller driver. This I2C controller
470 is used on PH1-LD4, PH1-sLD8 or older UniPhier SoCs.
Masahiro Yamada4e82e5e2015-01-13 12:44:37 +0900471
472config SYS_I2C_UNIPHIER_F
473 bool "UniPhier FIFO-builtin I2C driver"
474 depends on ARCH_UNIPHIER && DM_I2C
475 default y
476 help
Masahiro Yamada563ee4c2015-05-29 17:30:01 +0900477 Support for UniPhier FIFO-builtin I2C controller driver.
Masahiro Yamada4e82e5e2015-01-13 12:44:37 +0900478 This I2C controller is used on PH1-Pro4 or newer UniPhier SoCs.
Simon Glass2a80c402015-08-03 08:19:21 -0600479
Heiko Schochera37c1962018-10-11 07:26:33 +0200480config SYS_I2C_VERSATILE
481 bool "Arm Ltd Versatile I2C bus driver"
Tom Rini5af921e2021-02-20 20:05:47 -0500482 depends on DM_I2C && TARGET_VEXPRESS64_JUNO
Heiko Schochera37c1962018-10-11 07:26:33 +0200483 help
484 Add support for the Arm Ltd Versatile Express I2C driver. The I2C host
485 controller is present in the development boards manufactured by Arm Ltd.
486
mario.six@gdsys.cc355a1272016-07-21 11:57:10 +0200487config SYS_I2C_MVTWSI
488 bool "Marvell I2C driver"
489 depends on DM_I2C
490 help
491 Support for Marvell I2C controllers as used on the orion5x and
492 kirkwood SoC families.
493
Stephen Warren67a83482016-08-08 11:28:27 -0600494config TEGRA186_BPMP_I2C
495 bool "Enable Tegra186 BPMP-based I2C driver"
496 depends on TEGRA186_BPMP
497 help
498 Support for Tegra I2C controllers managed by the BPMP (Boot and
499 Power Management Processor). On Tegra186, some I2C controllers are
500 directly controlled by the main CPU, whereas others are controlled
501 by the BPMP, and can only be accessed by the main CPU via IPC
502 requests to the BPMP. This driver covers the latter case.
503
Adam Fordfa1dd3d2017-08-11 06:39:34 -0500504config SYS_I2C_BUS_MAX
505 int "Max I2C busses"
506 depends on ARCH_KEYSTONE || ARCH_OMAP2PLUS || ARCH_SOCFPGA
507 default 2 if TI816X
508 default 3 if OMAP34XX || AM33XX || AM43XX || ARCH_KEYSTONE
509 default 4 if ARCH_SOCFPGA || OMAP44XX || TI814X
510 default 5 if OMAP54XX
511 help
512 Define the maximum number of available I2C buses.
513
Marek Vasut9de0e2a2018-12-19 12:26:27 +0100514config SYS_I2C_XILINX_XIIC
515 bool "Xilinx AXI I2C driver"
516 depends on DM_I2C
517 help
518 Support for Xilinx AXI I2C controller.
519
Mario Six3bb409c2018-01-15 11:08:11 +0100520config SYS_I2C_IHS
521 bool "gdsys IHS I2C driver"
522 depends on DM_I2C
523 help
524 Support for gdsys IHS I2C driver on FPGA bus.
525
Simon Glass2a80c402015-08-03 08:19:21 -0600526source "drivers/i2c/muxes/Kconfig"
Masahiro Yamadacc85b7b2015-07-26 02:46:26 +0900527
528endmenu