Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
33b96fc56bdb12f4ed1c3e078bf8c9d4bffe5573
/
include
/
lib
/
cpus
/
aarch64
b934740
Neoverse N1: Introduce workaround for Neoverse N1 erratum 1315703
by Andre Przywara
· 6 years ago
b72fe7a
Cortex-A55: workarounds for errata 1221012
by Ambroise Vincent
· 5 years ago
1d3ba1c
Cortex-A76: workarounds for errata 1257314, 1262606, 1262888, 1275112
by Soby Mathew
· 6 years ago
b58142b
Neoverse N1: Forces cacheable atomic to near
by Louis Mayencourt
· 6 years ago
4498b15
DSU: Implement workaround for errata 798953
by Louis Mayencourt
· 6 years ago
254f6f0
DSU: Small fix and reformat on errata framework
by Louis Mayencourt
· 6 years ago
8a06127
Cortex-A35: Implement workaround for errata 855472
by Louis Mayencourt
· 6 years ago
4800943
Add support for Cortex-A76AE CPU
by Alexei Fedorov
· 6 years ago
987c20a
Merge pull request #1894 from jts-arm/e1_midr
by Soby Mathew
· 6 years ago
a5447ec
Fix wrong MIDR_EL1 value for Neoverse E1
by John Tsichritzis
· 6 years ago
6deaf9c
Introduce preliminary support for Neoverse Zeus
by John Tsichritzis
· 6 years ago
cd5a55e
Merge pull request #1849 from loumay-arm/lm/a73_errata
by Antonio Niño Díaz
· 6 years ago
f6505a7
Merge pull request #1845 from ambroise-arm/av/errata
by Antonio Niño Díaz
· 6 years ago
d69722c
Cortex-A73: Implement workaround for errata 852427
by Louis Mayencourt
· 6 years ago
1b0db76
Cortex-A57: Implement workaround for erratum 814670
by Ambroise Vincent
· 6 years ago
6a77f05
Cortex-A55: Implement workaround for erratum 798797
by Ambroise Vincent
· 6 years ago
6f31960
Cortex-A55: Implement workaround for erratum 778703
by Ambroise Vincent
· 6 years ago
7927fa0
Cortex-A55: Implement workaround for erratum 768277
by Ambroise Vincent
· 6 years ago
59fa218
Add workaround for errata 1073348 for Cortex-A76
by Louis Mayencourt
· 6 years ago
adda9d4
Add workaround for errata 1220197 for Cortex-A76
by Louis Mayencourt
· 6 years ago
4405de6
Add workaround for errata 855423 of Cortex-A73
by Louis Mayencourt
· 6 years ago
947fea0
Merge pull request #1835 from jts-arm/rename
by Antonio Niño Díaz
· 6 years ago
16e6d9f
Rename Cortex-Helios to Neoverse E1
by John Tsichritzis
· 6 years ago
3d417ac
Rename Cortex-Helios filenames to Neoverse E1
by John Tsichritzis
· 6 years ago
56369c1
Rename Cortex-Ares to Neoverse N1
by John Tsichritzis
· 6 years ago
97ff6d0
Rename Cortex-Ares filenames to Neoverse N1
by John Tsichritzis
· 6 years ago
a904487
Update macro to check need for CVE-2017-5715 mitigation
by Antonio Nino Diaz
· 6 years ago
5e79cfe
cpus: Add casts to all definitions in CPU headers
by Antonio Nino Diaz
· 6 years ago
96f1631
cpus: Fix some incorrect definitions in CPU headers
by Antonio Nino Diaz
· 6 years ago
e0f9063
Sanitise includes across codebase
by Antonio Nino Diaz
· 6 years ago
5eb8837
Standardise header guards across codebase
by Antonio Nino Diaz
· 6 years ago
9fe40fd
Fix MISRA defects in workaround and errata framework
by Antonio Nino Diaz
· 6 years ago
033b4bb
Fix MISRA defects in extension libs
by Antonio Nino Diaz
· 6 years ago
0980dce
Make errata reporting mandatory for CPU files
by Soby Mathew
· 6 years ago
b561536
plat/arm: relocate the jump_if_cpu_midr macro.
by Deepak Pandey
· 6 years ago
dc9fab1
Remove all other deprecated interfaces and files
by Antonio Nino Diaz
· 6 years ago
cd38e6e
cpus: denver: Implement static workaround for CVE-2018-3639
by Varun Wadekar
· 6 years ago
2b91412
cpus: denver: reset power state to 'C1' on boot
by Varun Wadekar
· 6 years ago
4daa1de
DSU erratum 936184 workaround
by John Tsichritzis
· 6 years ago
f7f6041
Merge pull request #1450 from MISL-EBU-System-SW/marvell-support-v6
by danh-arm
· 6 years ago
9eb5cf4
lib: cpu: Add L2 cache aux control register definition to CA72
by Konstantin Porotchkin
· 6 years ago
a7c4687
Add initial CPU support for Cortex-Helios
by Joel Hutton
· 7 years ago
9463cae
Add initial CPU support for Cortex-Deimos
by Joel Hutton
· 7 years ago
26b8589
Remove integrity check in declare_cpu_ops_base
by Roberto Vargas
· 7 years ago
67762d9
Remove .struct directive
by Roberto Vargas
· 7 years ago
312e17e
Implement dynamic mitigation for CVE-2018-3639 on Cortex-A76
by Dimitris Papastamos
· 7 years ago
7ca21db
Implement Cortex-Ares 1043202 erratum workaround
by Dimitris Papastamos
· 7 years ago
89736dd
Add AMU support for Cortex-Ares
by Dimitris Papastamos
· 7 years ago
ea84d6b
Add support for Cortex-Ares and Cortex-A76 CPUs
by Isla Mitchell
· 7 years ago
ba51d9e
Add support for dynamic mitigation for CVE-2018-3639
by Dimitris Papastamos
· 7 years ago
e6625ec
Implement static workaround for CVE-2018-3639
by Dimitris Papastamos
· 7 years ago
efb1f33
Check presence of fix for errata 843419 in Cortex-A53
by Jonathan Wright
· 7 years ago
914757c
Fixup `SMCCC_ARCH_FEATURES` semantics
by Dimitris Papastamos
· 7 years ago
780cc95
Use PFR0 to identify need for mitigation of CVE-2017-5715
by Dimitris Papastamos
· 7 years ago
864364a
MISRA fixes for Cortex A75 AMU implementation
by Dimitris Papastamos
· 7 years ago
1be747f
Refactor AMU support for Cortex A75
by Dimitris Papastamos
· 7 years ago
0b00f8a
Factor out CPU AMU helpers
by Dimitris Papastamos
· 7 years ago
b5d1f8e
Merge pull request #1200 from robertovargas-arm/bl2-el3
by davidcunado-arm
· 7 years ago
e0e9946
bl2-el3: Add BL2_EL3 image
by Roberto Vargas
· 7 years ago
d7e2e9e
Add hooks to save/restore AMU context for Cortex A75
by Dimitris Papastamos
· 7 years ago
fcedb69
Implement support for the Activity Monitor Unit on Cortex A75
by Dimitris Papastamos
· 7 years ago
c3b4ca1
Cortex-A72: Implement workaround for erratum 859971
by Eleanor Bonnici
· 7 years ago
0c9bd27
Cortex-A57: Implement workaround for erratum 859972
by Eleanor Bonnici
· 7 years ago
41b61be
CPU: Correct names of implementation-defined aux regs
by Eleanor Bonnici
· 7 years ago
b83e42b
CPU: Make shifted constants unsigned
by Eleanor Bonnici
· 7 years ago
c6a11f6
include: add U()/ULL() macros for constants
by Varun Wadekar
· 7 years ago
1384a16
Unique names for defines in the CPU libraries
by Varun Wadekar
· 7 years ago
805c2c7
Add support for Cortex-A75 and Cortex-A55 CPUs
by David Wang
· 8 years ago
9326b90
Cortex-A53: add some bit definitions
by Haojian Zhuang
· 7 years ago
fa3cf0b
Use SPDX license identifiers
by dp-arm
· 8 years ago
00eefd9
Add workaround for ARM Cortex-A53 erratum 855873
by Andre Przywara
· 8 years ago
69ce101
Tegra: enable ECC/Parity protection for Cortex-A57 CPUs
by Varun Wadekar
· 9 years ago
d43583c
cpus: denver: disable DCO operations from platform code
by Varun Wadekar
· 9 years ago
3c337a6
cpus: Add support for all Denver variants
by Varun Wadekar
· 9 years ago
d5ec367
Report errata workaround status to console
by Jeenu Viswambharan
· 8 years ago
441bfdd
Use #ifdef for IMAGE_BL* instead of #if
by Masahiro Yamada
· 8 years ago
ee5eb80
Add provision to extend CPU operations at more levels
by Jeenu Viswambharan
· 8 years ago
6a72a91
bl31: Add error reporting registers
by Naga Sureshkumar Relli
· 8 years ago
63af687
Add support for ARM Cortex-A73 MPCore Processor
by Yatharth Kochar
· 9 years ago
143ef1a
Add support for Cortex-A57 erratum 833471 workaround
by Sandrine Bailleux
· 9 years ago
adcbd55
Add support for Cortex-A57 erratum 826977 workaround
by Sandrine Bailleux
· 9 years ago
48cbe85
Add support for Cortex-A57 erratum 829520 workaround
by Sandrine Bailleux
· 9 years ago
c11116f
Add support for Cortex-A57 erratum 828024 workaround
by Sandrine Bailleux
· 9 years ago
a7e0c53
Add support for Cortex-A57 erratum 826974 workaround
by Sandrine Bailleux
· 9 years ago
d481759
Disable non-temporal hint on Cortex-A53/57
by Sandrine Bailleux
· 9 years ago
432aa77
Add support for ARM Cortex-A35 processor
by Sandrine Bailleux
· 9 years ago
7d19941
Remove dashes from image names: 'BL3-x' --> 'BL3x'
by Juan Castillo
· 9 years ago
29a7a03
Juno R2: Configure the correct L2 RAM latency values
by Sandrine Bailleux
· 9 years ago
3ce4e88
Add macros for retention control in Cortex-A53/A57
by Varun Wadekar
· 9 years ago
4fceaca
cortex_a53: Add A53 errata #826319, #836870
by developer
· 9 years ago
28463b9
Add "Project Denver" CPU support
by Varun Wadekar
· 9 years ago
ea59668
Add header guards to asm macro files
by Dan Handley
· 10 years ago
c47e011
Add support for ARM Cortex-A72 processor
by Vikram Kanigiri
· 10 years ago
36433d1
Call reset handlers upon BL3-1 entry.
by Yatharth Kochar
· 10 years ago
798140d
Juno: Implement initial platform port
by Sandrine Bailleux
· 10 years ago
802f865
Add support for selected Cortex-A57 errata workarounds
by Soby Mathew
· 10 years ago
38b4bc9
Add CPU specific crash reporting handlers
by Soby Mathew
· 10 years ago
8e2f287
Add CPU specific power management operations
by Soby Mathew
· 10 years ago