blob: ff3881e60fee5c15746d6cdc41cc240fefa61eb5 [file] [log] [blame]
Achin Gupta4f6ad662013-10-25 09:08:21 +01001/*
Jeenu Viswambharand5ec3672017-01-03 11:01:51 +00002 * Copyright (c) 2013-2017, ARM Limited and Contributors. All rights reserved.
Achin Gupta4f6ad662013-10-25 09:08:21 +01003 *
dp-armfa3cf0b2017-05-03 09:38:09 +01004 * SPDX-License-Identifier: BSD-3-Clause
Achin Gupta4f6ad662013-10-25 09:08:21 +01005 */
6
7#ifndef __ARCH_H__
8#define __ARCH_H__
9
Scott Brandenbf404c02017-04-10 11:45:52 -070010#include <utils_def.h>
Achin Gupta4f6ad662013-10-25 09:08:21 +010011
12/*******************************************************************************
13 * MIDR bit definitions
14 ******************************************************************************/
Varun Wadekarc6a11f62017-05-25 18:04:48 -070015#define MIDR_IMPL_MASK U(0xff)
16#define MIDR_IMPL_SHIFT U(0x18)
17#define MIDR_VAR_SHIFT U(20)
18#define MIDR_VAR_BITS U(4)
19#define MIDR_VAR_MASK U(0xf)
20#define MIDR_REV_SHIFT U(0)
21#define MIDR_REV_BITS U(4)
22#define MIDR_REV_MASK U(0xf)
23#define MIDR_PN_MASK U(0xfff)
24#define MIDR_PN_SHIFT U(0x4)
Achin Gupta4f6ad662013-10-25 09:08:21 +010025
26/*******************************************************************************
27 * MPIDR macros
28 ******************************************************************************/
Varun Wadekarc6a11f62017-05-25 18:04:48 -070029#define MPIDR_MT_MASK (U(1) << 24)
Achin Gupta4f6ad662013-10-25 09:08:21 +010030#define MPIDR_CPU_MASK MPIDR_AFFLVL_MASK
Varun Wadekarc6a11f62017-05-25 18:04:48 -070031#define MPIDR_CLUSTER_MASK (MPIDR_AFFLVL_MASK << MPIDR_AFFINITY_BITS)
32#define MPIDR_AFFINITY_BITS U(8)
33#define MPIDR_AFFLVL_MASK U(0xff)
34#define MPIDR_AFF0_SHIFT U(0)
35#define MPIDR_AFF1_SHIFT U(8)
36#define MPIDR_AFF2_SHIFT U(16)
37#define MPIDR_AFF3_SHIFT U(32)
38#define MPIDR_AFFINITY_MASK U(0xff00ffffff)
39#define MPIDR_AFFLVL_SHIFT U(3)
40#define MPIDR_AFFLVL0 U(0)
41#define MPIDR_AFFLVL1 U(1)
42#define MPIDR_AFFLVL2 U(2)
43#define MPIDR_AFFLVL3 U(3)
Vikram Kanigiri4e97e542015-02-26 15:25:58 +000044#define MPIDR_AFFLVL0_VAL(mpidr) \
45 ((mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK)
46#define MPIDR_AFFLVL1_VAL(mpidr) \
47 ((mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK)
48#define MPIDR_AFFLVL2_VAL(mpidr) \
49 ((mpidr >> MPIDR_AFF2_SHIFT) & MPIDR_AFFLVL_MASK)
50#define MPIDR_AFFLVL3_VAL(mpidr) \
51 ((mpidr >> MPIDR_AFF3_SHIFT) & MPIDR_AFFLVL_MASK)
Soby Mathewe2b2d8f2014-12-04 14:14:12 +000052/*
53 * The MPIDR_MAX_AFFLVL count starts from 0. Take care to
54 * add one while using this macro to define array sizes.
55 * TODO: Support only the first 3 affinity levels for now.
56 */
Varun Wadekarc6a11f62017-05-25 18:04:48 -070057#define MPIDR_MAX_AFFLVL U(2)
Achin Gupta4f6ad662013-10-25 09:08:21 +010058
59/* Constant to highlight the assumption that MPIDR allocation starts from 0 */
Varun Wadekarc6a11f62017-05-25 18:04:48 -070060#define FIRST_MPIDR U(0)
Achin Gupta4f6ad662013-10-25 09:08:21 +010061
62/*******************************************************************************
Andrew Thoelke3f78dc32014-06-02 15:44:43 +010063 * Definitions for CPU system register interface to GICv3
64 ******************************************************************************/
65#define ICC_SRE_EL1 S3_0_C12_C12_5
66#define ICC_SRE_EL2 S3_4_C12_C9_5
67#define ICC_SRE_EL3 S3_6_C12_C12_5
68#define ICC_CTLR_EL1 S3_0_C12_C12_4
69#define ICC_CTLR_EL3 S3_6_C12_C12_4
70#define ICC_PMR_EL1 S3_0_C4_C6_0
Jeenu Viswambharanb1e957e2017-09-22 08:32:09 +010071#define ICC_RPR_EL1 S3_0_C12_C11_3
Achin Gupta92712a52015-09-03 14:18:02 +010072#define ICC_IGRPEN1_EL3 S3_6_c12_c12_7
73#define ICC_IGRPEN0_EL1 S3_0_c12_c12_6
74#define ICC_HPPIR0_EL1 S3_0_c12_c8_2
75#define ICC_HPPIR1_EL1 S3_0_c12_c12_2
76#define ICC_IAR0_EL1 S3_0_c12_c8_0
77#define ICC_IAR1_EL1 S3_0_c12_c12_0
78#define ICC_EOIR0_EL1 S3_0_c12_c8_1
79#define ICC_EOIR1_EL1 S3_0_c12_c12_1
Jeenu Viswambharanab14e9b2017-09-22 08:32:09 +010080#define ICC_SGI0R_EL1 S3_0_c12_c11_7
Andrew Thoelke3f78dc32014-06-02 15:44:43 +010081
82/*******************************************************************************
Achin Guptac2b43af2013-10-31 11:27:43 +000083 * Generic timer memory mapped registers & offsets
84 ******************************************************************************/
Varun Wadekarc6a11f62017-05-25 18:04:48 -070085#define CNTCR_OFF U(0x000)
86#define CNTFID_OFF U(0x020)
Achin Guptac2b43af2013-10-31 11:27:43 +000087
Varun Wadekarc6a11f62017-05-25 18:04:48 -070088#define CNTCR_EN (U(1) << 0)
89#define CNTCR_HDBG (U(1) << 1)
Sandrine Bailleux3fa98472014-03-31 11:25:18 +010090#define CNTCR_FCREQ(x) ((x) << 8)
Achin Guptac2b43af2013-10-31 11:27:43 +000091
92/*******************************************************************************
Achin Gupta4f6ad662013-10-25 09:08:21 +010093 * System register bit definitions
94 ******************************************************************************/
95/* CLIDR definitions */
Varun Wadekarc6a11f62017-05-25 18:04:48 -070096#define LOUIS_SHIFT U(21)
97#define LOC_SHIFT U(24)
98#define CLIDR_FIELD_WIDTH U(3)
Achin Gupta4f6ad662013-10-25 09:08:21 +010099
100/* CSSELR definitions */
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700101#define LEVEL_SHIFT U(1)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100102
103/* D$ set/way op type defines */
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700104#define DCISW U(0x0)
105#define DCCISW U(0x1)
106#define DCCSW U(0x2)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100107
108/* ID_AA64PFR0_EL1 definitions */
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700109#define ID_AA64PFR0_EL0_SHIFT U(0)
110#define ID_AA64PFR0_EL1_SHIFT U(4)
111#define ID_AA64PFR0_EL2_SHIFT U(8)
112#define ID_AA64PFR0_EL3_SHIFT U(12)
Dimitris Papastamose08005a2017-10-12 13:02:29 +0100113#define ID_AA64PFR0_AMU_SHIFT U(44)
114#define ID_AA64PFR0_AMU_LENGTH U(4)
115#define ID_AA64PFR0_AMU_MASK U(0xf)
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700116#define ID_AA64PFR0_ELX_MASK U(0xf)
David Cunadoce88eee2017-10-20 11:30:57 +0100117#define ID_AA64PFR0_SVE_SHIFT U(32)
118#define ID_AA64PFR0_SVE_MASK U(0xf)
119#define ID_AA64PFR0_SVE_LENGTH U(4)
Dimitris Papastamos43e05ec2018-01-02 15:53:01 +0000120#define ID_AA64PFR0_CSV2_SHIFT U(56)
121#define ID_AA64PFR0_CSV2_MASK U(0xf)
122#define ID_AA64PFR0_CSV2_LENGTH U(4)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100123
dp-armee3457b2017-05-23 09:32:49 +0100124/* ID_AA64DFR0_EL1.PMS definitions (for ARMv8.2+) */
125#define ID_AA64DFR0_PMS_SHIFT U(32)
126#define ID_AA64DFR0_PMS_LENGTH U(4)
127#define ID_AA64DFR0_PMS_MASK U(0xf)
128
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700129#define EL_IMPL_NONE U(0)
130#define EL_IMPL_A64ONLY U(1)
131#define EL_IMPL_A64_A32 U(2)
Jeenu Viswambharan2a9b8822017-02-21 14:40:44 +0000132
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700133#define ID_AA64PFR0_GIC_SHIFT U(24)
134#define ID_AA64PFR0_GIC_WIDTH U(4)
135#define ID_AA64PFR0_GIC_MASK ((U(1) << ID_AA64PFR0_GIC_WIDTH) - 1)
Achin Gupta92712a52015-09-03 14:18:02 +0100136
Antonio Nino Diazd1beee22016-12-13 15:28:54 +0000137/* ID_AA64MMFR0_EL1 definitions */
Antonio Nino Diazc41f2062017-10-24 10:07:35 +0100138#define ID_AA64MMFR0_EL1_PARANGE_SHIFT U(0)
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700139#define ID_AA64MMFR0_EL1_PARANGE_MASK U(0xf)
Antonio Nino Diazd1beee22016-12-13 15:28:54 +0000140
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700141#define PARANGE_0000 U(32)
142#define PARANGE_0001 U(36)
143#define PARANGE_0010 U(40)
144#define PARANGE_0011 U(42)
145#define PARANGE_0100 U(44)
146#define PARANGE_0101 U(48)
Antonio Nino Diazb9ef6642017-11-17 09:52:53 +0000147#define PARANGE_0110 U(52)
Antonio Nino Diazd1beee22016-12-13 15:28:54 +0000148
Antonio Nino Diazc41f2062017-10-24 10:07:35 +0100149#define ID_AA64MMFR0_EL1_TGRAN4_SHIFT U(28)
150#define ID_AA64MMFR0_EL1_TGRAN4_MASK U(0xf)
151#define ID_AA64MMFR0_EL1_TGRAN4_SUPPORTED U(0x0)
152#define ID_AA64MMFR0_EL1_TGRAN4_NOT_SUPPORTED U(0xf)
153
154#define ID_AA64MMFR0_EL1_TGRAN64_SHIFT U(24)
155#define ID_AA64MMFR0_EL1_TGRAN64_MASK U(0xf)
156#define ID_AA64MMFR0_EL1_TGRAN64_SUPPORTED U(0x0)
157#define ID_AA64MMFR0_EL1_TGRAN64_NOT_SUPPORTED U(0xf)
158
159#define ID_AA64MMFR0_EL1_TGRAN16_SHIFT U(20)
160#define ID_AA64MMFR0_EL1_TGRAN16_MASK U(0xf)
161#define ID_AA64MMFR0_EL1_TGRAN16_SUPPORTED U(0x1)
162#define ID_AA64MMFR0_EL1_TGRAN16_NOT_SUPPORTED U(0x0)
163
Achin Gupta4f6ad662013-10-25 09:08:21 +0100164/* ID_PFR1_EL1 definitions */
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700165#define ID_PFR1_VIRTEXT_SHIFT U(12)
166#define ID_PFR1_VIRTEXT_MASK U(0xf)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100167#define GET_VIRT_EXT(id) ((id >> ID_PFR1_VIRTEXT_SHIFT) \
168 & ID_PFR1_VIRTEXT_MASK)
169
170/* SCTLR definitions */
David Cunadofee86532017-04-13 22:38:29 +0100171#define SCTLR_EL2_RES1 ((U(1) << 29) | (U(1) << 28) | (U(1) << 23) | \
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700172 (U(1) << 22) | (U(1) << 18) | (U(1) << 16) | \
173 (U(1) << 11) | (U(1) << 5) | (U(1) << 4))
Achin Gupta4f6ad662013-10-25 09:08:21 +0100174
David Cunadofee86532017-04-13 22:38:29 +0100175#define SCTLR_EL1_RES1 ((U(1) << 29) | (U(1) << 28) | (U(1) << 23) | \
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700176 (U(1) << 22) | (U(1) << 20) | (U(1) << 11))
Jens Wiklanderc93c9df2014-09-04 10:23:27 +0200177#define SCTLR_AARCH32_EL1_RES1 \
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700178 ((U(1) << 23) | (U(1) << 22) | (U(1) << 11) | \
179 (U(1) << 4) | (U(1) << 3))
Jens Wiklanderc93c9df2014-09-04 10:23:27 +0200180
David Cunadofee86532017-04-13 22:38:29 +0100181#define SCTLR_EL3_RES1 ((U(1) << 29) | (U(1) << 28) | (U(1) << 23) | \
182 (U(1) << 22) | (U(1) << 18) | (U(1) << 16) | \
183 (U(1) << 11) | (U(1) << 5) | (U(1) << 4))
184
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700185#define SCTLR_M_BIT (U(1) << 0)
186#define SCTLR_A_BIT (U(1) << 1)
187#define SCTLR_C_BIT (U(1) << 2)
188#define SCTLR_SA_BIT (U(1) << 3)
Antonio Nino Diazc41f2062017-10-24 10:07:35 +0100189#define SCTLR_SA0_BIT (U(1) << 4)
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700190#define SCTLR_CP15BEN_BIT (U(1) << 5)
Antonio Nino Diazc41f2062017-10-24 10:07:35 +0100191#define SCTLR_ITD_BIT (U(1) << 7)
192#define SCTLR_SED_BIT (U(1) << 8)
193#define SCTLR_UMA_BIT (U(1) << 9)
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700194#define SCTLR_I_BIT (U(1) << 12)
Antonio Nino Diazc41f2062017-10-24 10:07:35 +0100195#define SCTLR_V_BIT (U(1) << 13)
196#define SCTLR_DZE_BIT (U(1) << 14)
197#define SCTLR_UCT_BIT (U(1) << 15)
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700198#define SCTLR_NTWI_BIT (U(1) << 16)
199#define SCTLR_NTWE_BIT (U(1) << 18)
200#define SCTLR_WXN_BIT (U(1) << 19)
Antonio Nino Diazc41f2062017-10-24 10:07:35 +0100201#define SCTLR_UWXN_BIT (U(1) << 20)
202#define SCTLR_E0E_BIT (U(1) << 24)
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700203#define SCTLR_EE_BIT (U(1) << 25)
Antonio Nino Diazc41f2062017-10-24 10:07:35 +0100204#define SCTLR_UCI_BIT (U(1) << 26)
205#define SCTLR_TRE_BIT (U(1) << 28)
206#define SCTLR_AFE_BIT (U(1) << 29)
207#define SCTLR_TE_BIT (U(1) << 30)
David Cunadofee86532017-04-13 22:38:29 +0100208#define SCTLR_RESET_VAL SCTLR_EL3_RES1
Achin Gupta4f6ad662013-10-25 09:08:21 +0100209
Achin Gupta4f6ad662013-10-25 09:08:21 +0100210/* CPACR_El1 definitions */
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700211#define CPACR_EL1_FPEN(x) ((x) << 20)
212#define CPACR_EL1_FP_TRAP_EL0 U(0x1)
213#define CPACR_EL1_FP_TRAP_ALL U(0x2)
214#define CPACR_EL1_FP_TRAP_NONE U(0x3)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100215
216/* SCR definitions */
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700217#define SCR_RES1_BITS ((U(1) << 4) | (U(1) << 5))
218#define SCR_TWE_BIT (U(1) << 13)
219#define SCR_TWI_BIT (U(1) << 12)
220#define SCR_ST_BIT (U(1) << 11)
221#define SCR_RW_BIT (U(1) << 10)
222#define SCR_SIF_BIT (U(1) << 9)
223#define SCR_HCE_BIT (U(1) << 8)
224#define SCR_SMD_BIT (U(1) << 7)
225#define SCR_EA_BIT (U(1) << 3)
226#define SCR_FIQ_BIT (U(1) << 2)
227#define SCR_IRQ_BIT (U(1) << 1)
228#define SCR_NS_BIT (U(1) << 0)
229#define SCR_VALID_BIT_MASK U(0x2f8f)
David Cunadofee86532017-04-13 22:38:29 +0100230#define SCR_RESET_VAL SCR_RES1_BITS
Achin Gupta4f6ad662013-10-25 09:08:21 +0100231
David Cunadofee86532017-04-13 22:38:29 +0100232/* MDCR_EL3 definitions */
dp-arm595d0d52017-02-08 11:51:50 +0000233#define MDCR_SPD32(x) ((x) << 14)
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700234#define MDCR_SPD32_LEGACY U(0x0)
235#define MDCR_SPD32_DISABLE U(0x2)
236#define MDCR_SPD32_ENABLE U(0x3)
237#define MDCR_SDD_BIT (U(1) << 16)
dp-armee3457b2017-05-23 09:32:49 +0100238#define MDCR_NSPB(x) ((x) << 12)
239#define MDCR_NSPB_EL1 U(0x3)
David Cunadofee86532017-04-13 22:38:29 +0100240#define MDCR_TDOSA_BIT (U(1) << 10)
241#define MDCR_TDA_BIT (U(1) << 9)
242#define MDCR_TPM_BIT (U(1) << 6)
243#define MDCR_EL3_RESET_VAL U(0x0)
dp-arm595d0d52017-02-08 11:51:50 +0000244
David Cunadofee86532017-04-13 22:38:29 +0100245#if !ERROR_DEPRECATED
dp-arm595d0d52017-02-08 11:51:50 +0000246#define MDCR_DEF_VAL (MDCR_SDD_BIT | MDCR_SPD32(MDCR_SPD32_DISABLE))
David Cunadofee86532017-04-13 22:38:29 +0100247#endif
248
249/* MDCR_EL2 definitions */
dp-armee3457b2017-05-23 09:32:49 +0100250#define MDCR_EL2_TPMS (U(1) << 14)
251#define MDCR_EL2_E2PB(x) ((x) << 12)
252#define MDCR_EL2_E2PB_EL1 U(0x3)
David Cunadofee86532017-04-13 22:38:29 +0100253#define MDCR_EL2_TDRA_BIT (U(1) << 11)
254#define MDCR_EL2_TDOSA_BIT (U(1) << 10)
255#define MDCR_EL2_TDA_BIT (U(1) << 9)
256#define MDCR_EL2_TDE_BIT (U(1) << 8)
257#define MDCR_EL2_HPME_BIT (U(1) << 7)
258#define MDCR_EL2_TPM_BIT (U(1) << 6)
259#define MDCR_EL2_TPMCR_BIT (U(1) << 5)
260#define MDCR_EL2_RESET_VAL U(0x0)
261
262/* HSTR_EL2 definitions */
263#define HSTR_EL2_RESET_VAL U(0x0)
264#define HSTR_EL2_T_MASK U(0xff)
265
266/* CNTHP_CTL_EL2 definitions */
267#define CNTHP_CTL_ENABLE_BIT (U(1) << 0)
268#define CNTHP_CTL_RESET_VAL U(0x0)
269
270/* VTTBR_EL2 definitions */
271#define VTTBR_RESET_VAL ULL(0x0)
272#define VTTBR_VMID_MASK ULL(0xff)
273#define VTTBR_VMID_SHIFT U(48)
274#define VTTBR_BADDR_MASK ULL(0xffffffffffff)
275#define VTTBR_BADDR_SHIFT U(0)
dp-arm595d0d52017-02-08 11:51:50 +0000276
Achin Gupta4f6ad662013-10-25 09:08:21 +0100277/* HCR definitions */
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700278#define HCR_RW_SHIFT U(31)
279#define HCR_RW_BIT (ULL(1) << HCR_RW_SHIFT)
280#define HCR_AMO_BIT (U(1) << 5)
281#define HCR_IMO_BIT (U(1) << 4)
282#define HCR_FMO_BIT (U(1) << 3)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100283
Gerald Lejeune851dc7e2016-03-22 11:11:46 +0100284/* ISR definitions */
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700285#define ISR_A_SHIFT U(8)
286#define ISR_I_SHIFT U(7)
287#define ISR_F_SHIFT U(6)
Gerald Lejeune851dc7e2016-03-22 11:11:46 +0100288
Achin Gupta4f6ad662013-10-25 09:08:21 +0100289/* CNTHCTL_EL2 definitions */
David Cunadofee86532017-04-13 22:38:29 +0100290#define CNTHCTL_RESET_VAL U(0x0)
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700291#define EVNTEN_BIT (U(1) << 2)
292#define EL1PCEN_BIT (U(1) << 1)
293#define EL1PCTEN_BIT (U(1) << 0)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100294
295/* CNTKCTL_EL1 definitions */
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700296#define EL0PTEN_BIT (U(1) << 9)
297#define EL0VTEN_BIT (U(1) << 8)
298#define EL0PCTEN_BIT (U(1) << 0)
299#define EL0VCTEN_BIT (U(1) << 1)
300#define EVNTEN_BIT (U(1) << 2)
301#define EVNTDIR_BIT (U(1) << 3)
302#define EVNTI_SHIFT U(4)
303#define EVNTI_MASK U(0xf)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100304
305/* CPTR_EL3 definitions */
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700306#define TCPAC_BIT (U(1) << 31)
Dimitris Papastamose08005a2017-10-12 13:02:29 +0100307#define TAM_BIT (U(1) << 30)
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700308#define TTA_BIT (U(1) << 20)
309#define TFP_BIT (U(1) << 10)
David Cunadoce88eee2017-10-20 11:30:57 +0100310#define CPTR_EZ_BIT (U(1) << 8)
David Cunadofee86532017-04-13 22:38:29 +0100311#define CPTR_EL3_RESET_VAL U(0x0)
312
313/* CPTR_EL2 definitions */
314#define CPTR_EL2_RES1 ((U(1) << 13) | (U(1) << 12) | (U(0x3ff)))
315#define CPTR_EL2_TCPAC_BIT (U(1) << 31)
Dimitris Papastamose08005a2017-10-12 13:02:29 +0100316#define CPTR_EL2_TAM_BIT (U(1) << 30)
David Cunadofee86532017-04-13 22:38:29 +0100317#define CPTR_EL2_TTA_BIT (U(1) << 20)
318#define CPTR_EL2_TFP_BIT (U(1) << 10)
David Cunadoce88eee2017-10-20 11:30:57 +0100319#define CPTR_EL2_TZ_BIT (U(1) << 8)
David Cunadofee86532017-04-13 22:38:29 +0100320#define CPTR_EL2_RESET_VAL CPTR_EL2_RES1
Achin Gupta4f6ad662013-10-25 09:08:21 +0100321
322/* CPSR/SPSR definitions */
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700323#define DAIF_FIQ_BIT (U(1) << 0)
324#define DAIF_IRQ_BIT (U(1) << 1)
325#define DAIF_ABT_BIT (U(1) << 2)
326#define DAIF_DBG_BIT (U(1) << 3)
327#define SPSR_DAIF_SHIFT U(6)
328#define SPSR_DAIF_MASK U(0xf)
Vikram Kanigiri9851e422014-05-13 14:42:08 +0100329
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700330#define SPSR_AIF_SHIFT U(6)
331#define SPSR_AIF_MASK U(0x7)
Vikram Kanigiri9851e422014-05-13 14:42:08 +0100332
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700333#define SPSR_E_SHIFT U(9)
334#define SPSR_E_MASK U(0x1)
335#define SPSR_E_LITTLE U(0x0)
336#define SPSR_E_BIG U(0x1)
Vikram Kanigiri9851e422014-05-13 14:42:08 +0100337
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700338#define SPSR_T_SHIFT U(5)
339#define SPSR_T_MASK U(0x1)
340#define SPSR_T_ARM U(0x0)
341#define SPSR_T_THUMB U(0x1)
Vikram Kanigiri9851e422014-05-13 14:42:08 +0100342
Dimitris Papastamosc52ebdc2017-12-18 13:46:21 +0000343#define SPSR_M_SHIFT U(4)
344#define SPSR_M_MASK U(0x1)
345#define SPSR_M_AARCH64 U(0x0)
346#define SPSR_M_AARCH32 U(0x1)
347
Vikram Kanigiri9851e422014-05-13 14:42:08 +0100348#define DISABLE_ALL_EXCEPTIONS \
349 (DAIF_FIQ_BIT | DAIF_IRQ_BIT | DAIF_ABT_BIT | DAIF_DBG_BIT)
350
Yatharth Kocharede39cb2016-11-14 12:01:04 +0000351/*
352 * RMR_EL3 definitions
353 */
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700354#define RMR_EL3_RR_BIT (U(1) << 1)
355#define RMR_EL3_AA64_BIT (U(1) << 0)
Yatharth Kocharede39cb2016-11-14 12:01:04 +0000356
357/*
358 * HI-VECTOR address for AArch32 state
359 */
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700360#define HI_VECTOR_BASE U(0xFFFF0000)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100361
362/*
363 * TCR defintions
364 */
Antonio Nino Diazf94e40d2017-09-14 15:57:44 +0100365#define TCR_EL3_RES1 ((U(1) << 31) | (U(1) << 23))
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700366#define TCR_EL1_IPS_SHIFT U(32)
367#define TCR_EL3_PS_SHIFT U(16)
Lin Ma741a3822014-06-27 16:56:30 -0700368
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700369#define TCR_TxSZ_MIN U(16)
370#define TCR_TxSZ_MAX U(39)
Antonio Nino Diazd48ae612016-08-02 09:21:41 +0100371
Lin Ma741a3822014-06-27 16:56:30 -0700372/* (internal) physical address size bits in EL3/EL1 */
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700373#define TCR_PS_BITS_4GB U(0x0)
374#define TCR_PS_BITS_64GB U(0x1)
375#define TCR_PS_BITS_1TB U(0x2)
376#define TCR_PS_BITS_4TB U(0x3)
377#define TCR_PS_BITS_16TB U(0x4)
378#define TCR_PS_BITS_256TB U(0x5)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100379
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700380#define ADDR_MASK_48_TO_63 ULL(0xFFFF000000000000)
381#define ADDR_MASK_44_TO_47 ULL(0x0000F00000000000)
382#define ADDR_MASK_42_TO_43 ULL(0x00000C0000000000)
383#define ADDR_MASK_40_TO_41 ULL(0x0000030000000000)
384#define ADDR_MASK_36_TO_39 ULL(0x000000F000000000)
385#define ADDR_MASK_32_TO_35 ULL(0x0000000F00000000)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100386
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700387#define TCR_RGN_INNER_NC (U(0x0) << 8)
388#define TCR_RGN_INNER_WBA (U(0x1) << 8)
389#define TCR_RGN_INNER_WT (U(0x2) << 8)
390#define TCR_RGN_INNER_WBNA (U(0x3) << 8)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100391
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700392#define TCR_RGN_OUTER_NC (U(0x0) << 10)
393#define TCR_RGN_OUTER_WBA (U(0x1) << 10)
394#define TCR_RGN_OUTER_WT (U(0x2) << 10)
395#define TCR_RGN_OUTER_WBNA (U(0x3) << 10)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100396
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700397#define TCR_SH_NON_SHAREABLE (U(0x0) << 12)
398#define TCR_SH_OUTER_SHAREABLE (U(0x2) << 12)
399#define TCR_SH_INNER_SHAREABLE (U(0x3) << 12)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100400
Antonio Nino Diazc41f2062017-10-24 10:07:35 +0100401#define TCR_TG0_SHIFT U(14)
402#define TCR_TG0_MASK U(3)
403#define TCR_TG0_4K (ULL(0) << TCR_TG0_SHIFT)
404#define TCR_TG0_64K (ULL(1) << TCR_TG0_SHIFT)
405#define TCR_TG0_16K (ULL(2) << TCR_TG0_SHIFT)
406
407#define TCR_EPD0_BIT (U(1) << 7)
Antonio Nino Diazc8274a82017-09-15 10:30:34 +0100408#define TCR_EPD1_BIT (U(1) << 23)
409
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700410#define MODE_SP_SHIFT U(0x0)
411#define MODE_SP_MASK U(0x1)
412#define MODE_SP_EL0 U(0x0)
413#define MODE_SP_ELX U(0x1)
Vikram Kanigiri9851e422014-05-13 14:42:08 +0100414
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700415#define MODE_RW_SHIFT U(0x4)
416#define MODE_RW_MASK U(0x1)
417#define MODE_RW_64 U(0x0)
418#define MODE_RW_32 U(0x1)
Vikram Kanigiri9851e422014-05-13 14:42:08 +0100419
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700420#define MODE_EL_SHIFT U(0x2)
421#define MODE_EL_MASK U(0x3)
422#define MODE_EL3 U(0x3)
423#define MODE_EL2 U(0x2)
424#define MODE_EL1 U(0x1)
425#define MODE_EL0 U(0x0)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100426
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700427#define MODE32_SHIFT U(0)
428#define MODE32_MASK U(0xf)
429#define MODE32_usr U(0x0)
430#define MODE32_fiq U(0x1)
431#define MODE32_irq U(0x2)
432#define MODE32_svc U(0x3)
433#define MODE32_mon U(0x6)
434#define MODE32_abt U(0x7)
435#define MODE32_hyp U(0xa)
436#define MODE32_und U(0xb)
437#define MODE32_sys U(0xf)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100438
Vikram Kanigiri9851e422014-05-13 14:42:08 +0100439#define GET_RW(mode) (((mode) >> MODE_RW_SHIFT) & MODE_RW_MASK)
440#define GET_EL(mode) (((mode) >> MODE_EL_SHIFT) & MODE_EL_MASK)
441#define GET_SP(mode) (((mode) >> MODE_SP_SHIFT) & MODE_SP_MASK)
442#define GET_M32(mode) (((mode) >> MODE32_SHIFT) & MODE32_MASK)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100443
Vikram Kanigiri9851e422014-05-13 14:42:08 +0100444#define SPSR_64(el, sp, daif) \
Antonio Nino Diaze8811472018-04-17 15:10:18 +0100445 ((MODE_RW_64 << MODE_RW_SHIFT) | \
446 (((el) & MODE_EL_MASK) << MODE_EL_SHIFT) | \
447 (((sp) & MODE_SP_MASK) << MODE_SP_SHIFT) | \
448 (((daif) & SPSR_DAIF_MASK) << SPSR_DAIF_SHIFT))
Vikram Kanigiri9851e422014-05-13 14:42:08 +0100449
450#define SPSR_MODE32(mode, isa, endian, aif) \
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700451 ((MODE_RW_32 << MODE_RW_SHIFT) | \
452 (((mode) & MODE32_MASK) << MODE32_SHIFT) | \
453 (((isa) & SPSR_T_MASK) << SPSR_T_SHIFT) | \
454 (((endian) & SPSR_E_MASK) << SPSR_E_SHIFT) | \
455 (((aif) & SPSR_AIF_MASK) << SPSR_AIF_SHIFT))
Achin Gupta4f6ad662013-10-25 09:08:21 +0100456
Dan Handley0cdebbd2015-03-30 17:15:16 +0100457/*
Isla Mitchellc4a1a072017-08-07 11:20:13 +0100458 * TTBR Definitions
459 */
460#define TTBR_CNP_BIT 0x1
461
462/*
Dan Handley0cdebbd2015-03-30 17:15:16 +0100463 * CTR_EL0 definitions
464 */
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700465#define CTR_CWG_SHIFT U(24)
466#define CTR_CWG_MASK U(0xf)
467#define CTR_ERG_SHIFT U(20)
468#define CTR_ERG_MASK U(0xf)
469#define CTR_DMINLINE_SHIFT U(16)
470#define CTR_DMINLINE_MASK U(0xf)
471#define CTR_L1IP_SHIFT U(14)
472#define CTR_L1IP_MASK U(0x3)
473#define CTR_IMINLINE_SHIFT U(0)
474#define CTR_IMINLINE_MASK U(0xf)
Dan Handley0cdebbd2015-03-30 17:15:16 +0100475
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700476#define MAX_CACHE_LINE_SIZE U(0x800) /* 2KB */
Achin Gupta4f6ad662013-10-25 09:08:21 +0100477
Achin Gupta405406d2014-05-09 12:00:17 +0100478/* Physical timer control register bit fields shifts and masks */
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700479#define CNTP_CTL_ENABLE_SHIFT U(0)
480#define CNTP_CTL_IMASK_SHIFT U(1)
481#define CNTP_CTL_ISTATUS_SHIFT U(2)
Achin Gupta405406d2014-05-09 12:00:17 +0100482
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700483#define CNTP_CTL_ENABLE_MASK U(1)
484#define CNTP_CTL_IMASK_MASK U(1)
485#define CNTP_CTL_ISTATUS_MASK U(1)
Achin Gupta405406d2014-05-09 12:00:17 +0100486
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700487#define get_cntp_ctl_enable(x) (((x) >> CNTP_CTL_ENABLE_SHIFT) & \
Achin Gupta405406d2014-05-09 12:00:17 +0100488 CNTP_CTL_ENABLE_MASK)
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700489#define get_cntp_ctl_imask(x) (((x) >> CNTP_CTL_IMASK_SHIFT) & \
Achin Gupta405406d2014-05-09 12:00:17 +0100490 CNTP_CTL_IMASK_MASK)
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700491#define get_cntp_ctl_istatus(x) (((x) >> CNTP_CTL_ISTATUS_SHIFT) & \
Achin Gupta405406d2014-05-09 12:00:17 +0100492 CNTP_CTL_ISTATUS_MASK)
493
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700494#define set_cntp_ctl_enable(x) ((x) |= (U(1) << CNTP_CTL_ENABLE_SHIFT))
495#define set_cntp_ctl_imask(x) ((x) |= (U(1) << CNTP_CTL_IMASK_SHIFT))
Achin Gupta405406d2014-05-09 12:00:17 +0100496
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700497#define clr_cntp_ctl_enable(x) ((x) &= ~(U(1) << CNTP_CTL_ENABLE_SHIFT))
498#define clr_cntp_ctl_imask(x) ((x) &= ~(U(1) << CNTP_CTL_IMASK_SHIFT))
Achin Gupta405406d2014-05-09 12:00:17 +0100499
Achin Gupta4f6ad662013-10-25 09:08:21 +0100500/* Exception Syndrome register bits and bobs */
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700501#define ESR_EC_SHIFT U(26)
502#define ESR_EC_MASK U(0x3f)
503#define ESR_EC_LENGTH U(6)
504#define EC_UNKNOWN U(0x0)
505#define EC_WFE_WFI U(0x1)
506#define EC_AARCH32_CP15_MRC_MCR U(0x3)
507#define EC_AARCH32_CP15_MRRC_MCRR U(0x4)
508#define EC_AARCH32_CP14_MRC_MCR U(0x5)
509#define EC_AARCH32_CP14_LDC_STC U(0x6)
510#define EC_FP_SIMD U(0x7)
511#define EC_AARCH32_CP10_MRC U(0x8)
512#define EC_AARCH32_CP14_MRRC_MCRR U(0xc)
513#define EC_ILLEGAL U(0xe)
514#define EC_AARCH32_SVC U(0x11)
515#define EC_AARCH32_HVC U(0x12)
516#define EC_AARCH32_SMC U(0x13)
517#define EC_AARCH64_SVC U(0x15)
518#define EC_AARCH64_HVC U(0x16)
519#define EC_AARCH64_SMC U(0x17)
520#define EC_AARCH64_SYS U(0x18)
521#define EC_IABORT_LOWER_EL U(0x20)
522#define EC_IABORT_CUR_EL U(0x21)
523#define EC_PC_ALIGN U(0x22)
524#define EC_DABORT_LOWER_EL U(0x24)
525#define EC_DABORT_CUR_EL U(0x25)
526#define EC_SP_ALIGN U(0x26)
527#define EC_AARCH32_FP U(0x28)
528#define EC_AARCH64_FP U(0x2c)
529#define EC_SERROR U(0x2f)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100530
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700531#define EC_BITS(x) (((x) >> ESR_EC_SHIFT) & ESR_EC_MASK)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100532
Vignesh Radhakrishnanb4a72942017-03-03 10:58:05 -0800533/* Reset bit inside the Reset management register for EL3 (RMR_EL3) */
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700534#define RMR_RESET_REQUEST_SHIFT U(0x1)
535#define RMR_WARM_RESET_CPU (U(1) << RMR_RESET_REQUEST_SHIFT)
Vignesh Radhakrishnanb4a72942017-03-03 10:58:05 -0800536
Dan Handleyed6ff952014-05-14 17:44:19 +0100537/*******************************************************************************
Antonio Nino Diazac998032017-02-27 17:23:54 +0000538 * Definitions of register offsets, fields and macros for CPU system
539 * instructions.
540 ******************************************************************************/
541
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700542#define TLBI_ADDR_SHIFT U(12)
Antonio Nino Diazac998032017-02-27 17:23:54 +0000543#define TLBI_ADDR_MASK ULL(0x00000FFFFFFFFFFF)
544#define TLBI_ADDR(x) (((x) >> TLBI_ADDR_SHIFT) & TLBI_ADDR_MASK)
545
546/*******************************************************************************
Dan Handleyed6ff952014-05-14 17:44:19 +0100547 * Definitions of register offsets and fields in the CNTCTLBase Frame of the
548 * system level implementation of the Generic Timer.
549 ******************************************************************************/
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700550#define CNTNSAR U(0x4)
551#define CNTNSAR_NS_SHIFT(x) (x)
Dan Handleyed6ff952014-05-14 17:44:19 +0100552
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700553#define CNTACR_BASE(x) (U(0x40) + ((x) << 2))
554#define CNTACR_RPCT_SHIFT U(0x0)
555#define CNTACR_RVCT_SHIFT U(0x1)
556#define CNTACR_RFRQ_SHIFT U(0x2)
557#define CNTACR_RVOFF_SHIFT U(0x3)
558#define CNTACR_RWVT_SHIFT U(0x4)
559#define CNTACR_RWPT_SHIFT U(0x5)
Dan Handleyed6ff952014-05-14 17:44:19 +0100560
David Cunado5f55e282016-10-31 17:37:34 +0000561/* PMCR_EL0 definitions */
David Cunado4168f2f2017-10-02 17:41:39 +0100562#define PMCR_EL0_RESET_VAL U(0x0)
Varun Wadekarc6a11f62017-05-25 18:04:48 -0700563#define PMCR_EL0_N_SHIFT U(11)
564#define PMCR_EL0_N_MASK U(0x1f)
David Cunado5f55e282016-10-31 17:37:34 +0000565#define PMCR_EL0_N_BITS (PMCR_EL0_N_MASK << PMCR_EL0_N_SHIFT)
David Cunado4168f2f2017-10-02 17:41:39 +0100566#define PMCR_EL0_LC_BIT (U(1) << 6)
567#define PMCR_EL0_DP_BIT (U(1) << 5)
568#define PMCR_EL0_X_BIT (U(1) << 4)
569#define PMCR_EL0_D_BIT (U(1) << 3)
David Cunado5f55e282016-10-31 17:37:34 +0000570
Isla Mitchell02c63072017-07-21 14:44:36 +0100571/*******************************************************************************
David Cunadoce88eee2017-10-20 11:30:57 +0100572 * Definitions for system register interface to SVE
573 ******************************************************************************/
574#define ZCR_EL3 S3_6_C1_C2_0
575#define ZCR_EL2 S3_4_C1_C2_0
576
577/* ZCR_EL3 definitions */
578#define ZCR_EL3_LEN_MASK U(0xf)
579
580/* ZCR_EL2 definitions */
581#define ZCR_EL2_LEN_MASK U(0xf)
582
583/*******************************************************************************
Isla Mitchell02c63072017-07-21 14:44:36 +0100584 * Definitions of MAIR encodings for device and normal memory
585 ******************************************************************************/
586/*
587 * MAIR encodings for device memory attributes.
588 */
589#define MAIR_DEV_nGnRnE ULL(0x0)
590#define MAIR_DEV_nGnRE ULL(0x4)
591#define MAIR_DEV_nGRE ULL(0x8)
592#define MAIR_DEV_GRE ULL(0xc)
593
594/*
595 * MAIR encodings for normal memory attributes.
596 *
597 * Cache Policy
598 * WT: Write Through
599 * WB: Write Back
600 * NC: Non-Cacheable
601 *
602 * Transient Hint
603 * NTR: Non-Transient
604 * TR: Transient
605 *
606 * Allocation Policy
607 * RA: Read Allocate
608 * WA: Write Allocate
609 * RWA: Read and Write Allocate
610 * NA: No Allocation
611 */
612#define MAIR_NORM_WT_TR_WA ULL(0x1)
613#define MAIR_NORM_WT_TR_RA ULL(0x2)
614#define MAIR_NORM_WT_TR_RWA ULL(0x3)
615#define MAIR_NORM_NC ULL(0x4)
616#define MAIR_NORM_WB_TR_WA ULL(0x5)
617#define MAIR_NORM_WB_TR_RA ULL(0x6)
618#define MAIR_NORM_WB_TR_RWA ULL(0x7)
619#define MAIR_NORM_WT_NTR_NA ULL(0x8)
620#define MAIR_NORM_WT_NTR_WA ULL(0x9)
621#define MAIR_NORM_WT_NTR_RA ULL(0xa)
622#define MAIR_NORM_WT_NTR_RWA ULL(0xb)
623#define MAIR_NORM_WB_NTR_NA ULL(0xc)
624#define MAIR_NORM_WB_NTR_WA ULL(0xd)
625#define MAIR_NORM_WB_NTR_RA ULL(0xe)
626#define MAIR_NORM_WB_NTR_RWA ULL(0xf)
627
628#define MAIR_NORM_OUTER_SHIFT 4
629
630#define MAKE_MAIR_NORMAL_MEMORY(inner, outer) ((inner) | ((outer) << MAIR_NORM_OUTER_SHIFT))
631
Jeenu Viswambharan1dc771b2017-10-19 09:15:15 +0100632/* PAR_EL1 fields */
633#define PAR_F_SHIFT 0
634#define PAR_F_MASK 1
635#define PAR_ADDR_SHIFT 12
636#define PAR_ADDR_MASK (BIT(40) - 1) /* 40-bits-wide page address */
637
Dimitris Papastamos5bdbb472017-10-13 12:06:06 +0100638/*******************************************************************************
639 * Definitions for system register interface to SPE
640 ******************************************************************************/
641#define PMBLIMITR_EL1 S3_0_C9_C10_0
642
Dimitris Papastamose08005a2017-10-12 13:02:29 +0100643/*******************************************************************************
644 * Definitions for system register interface to AMU for ARMv8.4 onwards
645 ******************************************************************************/
646#define AMCR_EL0 S3_3_C13_C2_0
647#define AMCFGR_EL0 S3_3_C13_C2_1
648#define AMCGCR_EL0 S3_3_C13_C2_2
649#define AMUSERENR_EL0 S3_3_C13_C2_3
650#define AMCNTENCLR0_EL0 S3_3_C13_C2_4
651#define AMCNTENSET0_EL0 S3_3_C13_C2_5
652#define AMCNTENCLR1_EL0 S3_3_C13_C3_0
653#define AMCNTENSET1_EL0 S3_3_C13_C3_1
654
655/* Activity Monitor Group 0 Event Counter Registers */
656#define AMEVCNTR00_EL0 S3_3_C13_C4_0
657#define AMEVCNTR01_EL0 S3_3_C13_C4_1
658#define AMEVCNTR02_EL0 S3_3_C13_C4_2
659#define AMEVCNTR03_EL0 S3_3_C13_C4_3
660
661/* Activity Monitor Group 0 Event Type Registers */
662#define AMEVTYPER00_EL0 S3_3_C13_C6_0
663#define AMEVTYPER01_EL0 S3_3_C13_C6_1
664#define AMEVTYPER02_EL0 S3_3_C13_C6_2
665#define AMEVTYPER03_EL0 S3_3_C13_C6_3
666
Dimitris Papastamos525c37a2017-11-13 09:49:45 +0000667/* Activity Monitor Group 1 Event Counter Registers */
668#define AMEVCNTR10_EL0 S3_3_C13_C12_0
669#define AMEVCNTR11_EL0 S3_3_C13_C12_1
670#define AMEVCNTR12_EL0 S3_3_C13_C12_2
671#define AMEVCNTR13_EL0 S3_3_C13_C12_3
672#define AMEVCNTR14_EL0 S3_3_C13_C12_4
673#define AMEVCNTR15_EL0 S3_3_C13_C12_5
674#define AMEVCNTR16_EL0 S3_3_C13_C12_6
675#define AMEVCNTR17_EL0 S3_3_C13_C12_7
676#define AMEVCNTR18_EL0 S3_3_C13_C13_0
677#define AMEVCNTR19_EL0 S3_3_C13_C13_1
678#define AMEVCNTR1A_EL0 S3_3_C13_C13_2
679#define AMEVCNTR1B_EL0 S3_3_C13_C13_3
680#define AMEVCNTR1C_EL0 S3_3_C13_C13_4
681#define AMEVCNTR1D_EL0 S3_3_C13_C13_5
682#define AMEVCNTR1E_EL0 S3_3_C13_C13_6
683#define AMEVCNTR1F_EL0 S3_3_C13_C13_7
684
685/* Activity Monitor Group 1 Event Type Registers */
686#define AMEVTYPER10_EL0 S3_3_C13_C14_0
687#define AMEVTYPER11_EL0 S3_3_C13_C14_1
688#define AMEVTYPER12_EL0 S3_3_C13_C14_2
689#define AMEVTYPER13_EL0 S3_3_C13_C14_3
690#define AMEVTYPER14_EL0 S3_3_C13_C14_4
691#define AMEVTYPER15_EL0 S3_3_C13_C14_5
692#define AMEVTYPER16_EL0 S3_3_C13_C14_6
693#define AMEVTYPER17_EL0 S3_3_C13_C14_7
694#define AMEVTYPER18_EL0 S3_3_C13_C15_0
695#define AMEVTYPER19_EL0 S3_3_C13_C15_1
696#define AMEVTYPER1A_EL0 S3_3_C13_C15_2
697#define AMEVTYPER1B_EL0 S3_3_C13_C15_3
698#define AMEVTYPER1C_EL0 S3_3_C13_C15_4
699#define AMEVTYPER1D_EL0 S3_3_C13_C15_5
700#define AMEVTYPER1E_EL0 S3_3_C13_C15_6
701#define AMEVTYPER1F_EL0 S3_3_C13_C15_7
702
703/* AMCGCR_EL0 definitions */
704#define AMCGCR_EL0_CG1NC_SHIFT U(8)
705#define AMCGCR_EL0_CG1NC_LENGTH U(8)
706#define AMCGCR_EL0_CG1NC_MASK U(0xff)
707
Achin Gupta4f6ad662013-10-25 09:08:21 +0100708#endif /* __ARCH_H__ */