developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 1 | /* |
| 2 | * Copyright (c) 2020 MediaTek Inc. |
| 3 | * Author: Sam.Shih <sam.shih@mediatek.com> |
| 4 | * |
| 5 | * This program is free software; you can redistribute it and/or modify |
| 6 | * it under the terms of the GNU General Public License version 2 as |
| 7 | * published by the Free Software Foundation. |
| 8 | * |
| 9 | * This program is distributed in the hope that it will be useful, |
| 10 | * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| 11 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| 12 | * GNU General Public License for more details. |
| 13 | */ |
| 14 | |
| 15 | #include <dt-bindings/interrupt-controller/irq.h> |
| 16 | #include <dt-bindings/interrupt-controller/arm-gic.h> |
| 17 | #include <dt-bindings/phy/phy.h> |
| 18 | #include <dt-bindings/reset/ti-syscon.h> |
| 19 | #include <dt-bindings/clock/mt7981-clk.h> |
developer | 66b31fc | 2021-12-27 17:12:45 +0800 | [diff] [blame] | 20 | #include <dt-bindings/pinctrl/mt65xx.h> |
developer | 7e6086a | 2022-05-18 14:50:36 +0800 | [diff] [blame] | 21 | #include <dt-bindings/input/linux-event-codes.h> |
| 22 | #include <dt-bindings/gpio/gpio.h> |
| 23 | |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 24 | / { |
| 25 | compatible = "mediatek,mt7981-rfb"; |
| 26 | interrupt-parent = <&gic>; |
| 27 | #address-cells = <2>; |
| 28 | #size-cells = <2>; |
| 29 | cpus { |
| 30 | #address-cells = <1>; |
| 31 | #size-cells = <0>; |
| 32 | cpu@0 { |
| 33 | device_type = "cpu"; |
| 34 | compatible = "arm,cortex-a53"; |
| 35 | enable-method = "psci"; |
| 36 | reg = <0x0>; |
| 37 | }; |
| 38 | |
| 39 | cpu@1 { |
| 40 | device_type = "cpu"; |
| 41 | compatible = "arm,cortex-a53"; |
| 42 | enable-method = "psci"; |
| 43 | reg = <0x1>; |
| 44 | }; |
| 45 | }; |
| 46 | |
developer | 32e626c | 2021-12-14 11:01:32 +0800 | [diff] [blame] | 47 | pwm: pwm@10048000 { |
| 48 | compatible = "mediatek,mt7981-pwm"; |
| 49 | reg = <0 0x10048000 0 0x1000>; |
| 50 | #pwm-cells = <2>; |
| 51 | clocks = <&infracfg_ao CK_INFRA_PWM_STA>, |
| 52 | <&infracfg_ao CK_INFRA_PWM_HCK>, |
| 53 | <&infracfg_ao CK_INFRA_PWM1_CK>, |
| 54 | <&infracfg_ao CK_INFRA_PWM2_CK>, |
| 55 | <&infracfg_ao CK_INFRA_PWM3_CK>; |
| 56 | clock-names = "top", "main", "pwm1", "pwm2", "pwm3"; |
| 57 | }; |
| 58 | |
developer | 1f80b45 | 2021-12-17 14:26:01 +0800 | [diff] [blame] | 59 | thermal-zones { |
| 60 | cpu_thermal: cpu-thermal { |
| 61 | polling-delay-passive = <1000>; |
| 62 | polling-delay = <1000>; |
| 63 | thermal-sensors = <&thermal 0>; |
| 64 | }; |
| 65 | }; |
| 66 | |
| 67 | thermal: thermal@1100c800 { |
| 68 | #thermal-sensor-cells = <1>; |
| 69 | compatible = "mediatek,mt7981-thermal"; |
| 70 | reg = <0 0x1100c800 0 0x800>; |
| 71 | interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>; |
| 72 | clocks = <&infracfg_ao CK_INFRA_THERM_CK>, |
| 73 | <&infracfg_ao CK_INFRA_ADC_26M_CK>, |
| 74 | <&infracfg_ao CK_INFRA_ADC_FRC_CK>; |
| 75 | clock-names = "therm", "auxadc", "adc_32k"; |
| 76 | mediatek,auxadc = <&auxadc>; |
| 77 | mediatek,apmixedsys = <&apmixedsys>; |
| 78 | nvmem-cells = <&thermal_calibration>; |
| 79 | nvmem-cell-names = "calibration-data"; |
| 80 | }; |
| 81 | |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 82 | auxadc: adc@1100d000 { |
| 83 | compatible = "mediatek,mt7981-auxadc", |
| 84 | "mediatek,mt7622-auxadc"; |
| 85 | reg = <0 0x1100d000 0 0x1000>; |
developer | 8690de9 | 2021-12-02 17:27:07 +0800 | [diff] [blame] | 86 | clocks = <&infracfg_ao CK_INFRA_ADC_26M_CK>, |
| 87 | <&infracfg_ao CK_INFRA_ADC_FRC_CK>; |
| 88 | clock-names = "main", "32k"; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 89 | #io-channel-cells = <1>; |
| 90 | }; |
| 91 | |
| 92 | wed: wed@15010000 { |
| 93 | compatible = "mediatek,wed"; |
| 94 | wed_num = <2>; |
| 95 | /* add this property for wed get the pci slot number. */ |
| 96 | pci_slot_map = <0>, <1>; |
| 97 | reg = <0 0x15010000 0 0x1000>, |
| 98 | <0 0x15011000 0 0x1000>; |
| 99 | interrupt-parent = <&gic>; |
| 100 | interrupts = <GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH>, |
| 101 | <GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH>; |
| 102 | }; |
| 103 | |
| 104 | wdma: wdma@15104800 { |
| 105 | compatible = "mediatek,wed-wdma"; |
| 106 | reg = <0 0x15104800 0 0x400>, |
| 107 | <0 0x15104c00 0 0x400>; |
| 108 | }; |
| 109 | |
| 110 | ap2woccif: ap2woccif@151A5000 { |
| 111 | compatible = "mediatek,ap2woccif"; |
| 112 | reg = <0 0x151A5000 0 0x1000>, |
| 113 | <0 0x151AD000 0 0x1000>; |
| 114 | interrupt-parent = <&gic>; |
| 115 | interrupts = <GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH>, |
| 116 | <GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH>; |
| 117 | }; |
| 118 | |
| 119 | wocpu0_ilm: wocpu0_ilm@151E0000 { |
| 120 | compatible = "mediatek,wocpu0_ilm"; |
| 121 | reg = <0 0x151E0000 0 0x8000>; |
| 122 | }; |
| 123 | |
| 124 | wocpu_dlm: wocpu_dlm@151E8000 { |
| 125 | compatible = "mediatek,wocpu_dlm"; |
| 126 | reg = <0 0x151E8000 0 0x2000>, |
| 127 | <0 0x151F8000 0 0x2000>; |
| 128 | |
| 129 | resets = <ðsysrst 0>; |
| 130 | reset-names = "wocpu_rst"; |
| 131 | }; |
| 132 | |
| 133 | cpu_boot: wocpu_boot@15194000 { |
| 134 | compatible = "mediatek,wocpu_boot"; |
| 135 | reg = <0 0x15194000 0 0x1000>; |
| 136 | }; |
| 137 | |
| 138 | reserved-memory { |
| 139 | #address-cells = <2>; |
| 140 | #size-cells = <2>; |
| 141 | ranges; |
| 142 | |
| 143 | /* 192 KiB reserved for ARM Trusted Firmware (BL31) */ |
| 144 | secmon_reserved: secmon@43000000 { |
| 145 | reg = <0 0x43000000 0 0x30000>; |
| 146 | no-map; |
| 147 | }; |
| 148 | |
| 149 | wmcpu_emi: wmcpu-reserved@47C80000 { |
| 150 | compatible = "mediatek,wmcpu-reserved"; |
| 151 | no-map; |
developer | 4323c33 | 2022-12-07 15:34:19 +0800 | [diff] [blame^] | 152 | reg = <0 0x47C77000 0 0x00100000>; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 153 | }; |
| 154 | |
| 155 | wocpu0_emi: wocpu0_emi@47D80000 { |
| 156 | compatible = "mediatek,wocpu0_emi"; |
| 157 | no-map; |
developer | 4323c33 | 2022-12-07 15:34:19 +0800 | [diff] [blame^] | 158 | reg = <0 0x47D77000 0 0x40000>; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 159 | shared = <0>; |
| 160 | }; |
| 161 | |
| 162 | wocpu_data: wocpu_data@47DC0000 { |
| 163 | compatible = "mediatek,wocpu_data"; |
| 164 | no-map; |
developer | 4323c33 | 2022-12-07 15:34:19 +0800 | [diff] [blame^] | 165 | reg = <0 0x47DB7000 0 0x249000>; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 166 | shared = <1>; |
| 167 | }; |
| 168 | }; |
| 169 | |
| 170 | psci { |
| 171 | compatible = "arm,psci-0.2"; |
| 172 | method = "smc"; |
| 173 | }; |
| 174 | |
| 175 | clk40m: oscillator@0 { |
| 176 | compatible = "fixed-clock"; |
| 177 | #clock-cells = <0>; |
| 178 | clock-frequency = <40000000>; |
| 179 | clock-output-names = "clkxtal"; |
| 180 | }; |
| 181 | |
| 182 | infracfg_ao: infracfg_ao@10001000 { |
| 183 | compatible = "mediatek,mt7981-infracfg_ao", "syscon"; |
developer | dcd5aba | 2021-12-01 13:47:17 +0800 | [diff] [blame] | 184 | reg = <0 0x10001000 0 0x68>; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 185 | #clock-cells = <1>; |
| 186 | }; |
| 187 | |
| 188 | infracfg: infracfg@10001040 { |
| 189 | compatible = "mediatek,mt7981-infracfg", "syscon"; |
developer | dcd5aba | 2021-12-01 13:47:17 +0800 | [diff] [blame] | 190 | reg = <0 0x10001068 0 0x1000>; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 191 | #clock-cells = <1>; |
| 192 | }; |
| 193 | |
| 194 | topckgen: topckgen@1001B000 { |
| 195 | compatible = "mediatek,mt7981-topckgen", "syscon"; |
| 196 | reg = <0 0x1001B000 0 0x1000>; |
| 197 | #clock-cells = <1>; |
| 198 | }; |
| 199 | |
| 200 | apmixedsys: apmixedsys@1001E000 { |
| 201 | compatible = "mediatek,mt7981-apmixedsys", "syscon"; |
| 202 | reg = <0 0x1001E000 0 0x1000>; |
| 203 | #clock-cells = <1>; |
| 204 | }; |
| 205 | |
| 206 | system_clk: dummy_system_clk { |
| 207 | compatible = "fixed-clock"; |
| 208 | clock-frequency = <40000000>; |
| 209 | #clock-cells = <0>; |
| 210 | }; |
| 211 | |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 212 | gpt_clk: dummy_gpt_clk { |
| 213 | compatible = "fixed-clock"; |
| 214 | clock-frequency = <20000000>; |
| 215 | #clock-cells = <0>; |
| 216 | }; |
| 217 | |
| 218 | timer { |
| 219 | compatible = "arm,armv8-timer"; |
| 220 | interrupt-parent = <&gic>; |
developer | 3f7ec6d | 2021-11-12 14:59:41 +0800 | [diff] [blame] | 221 | clock-frequency = <13000000>; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 222 | interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>, |
| 223 | <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>, |
| 224 | <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>, |
| 225 | <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>; |
| 226 | |
| 227 | }; |
| 228 | |
| 229 | watchdog: watchdog@1001c000 { |
| 230 | compatible = "mediatek,mt7622-wdt", |
| 231 | "mediatek,mt6589-wdt"; |
| 232 | reg = <0 0x1001c000 0 0x1000>; |
| 233 | interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>; |
| 234 | #reset-cells = <1>; |
| 235 | }; |
| 236 | |
| 237 | gic: interrupt-controller@c000000 { |
| 238 | compatible = "arm,gic-v3"; |
| 239 | #interrupt-cells = <3>; |
| 240 | interrupt-parent = <&gic>; |
| 241 | interrupt-controller; |
| 242 | reg = <0 0x0c000000 0 0x40000>, /* GICD */ |
| 243 | <0 0x0c080000 0 0x200000>; /* GICR */ |
| 244 | |
| 245 | interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>; |
| 246 | }; |
| 247 | |
developer | 3bcadb3 | 2021-12-19 11:46:45 +0800 | [diff] [blame] | 248 | trng: trng@1020f000 { |
| 249 | compatible = "mediatek,mt7981-rng"; |
| 250 | }; |
| 251 | |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 252 | uart0: serial@11002000 { |
developer | 9963ccb | 2021-12-16 12:17:46 +0800 | [diff] [blame] | 253 | compatible = "mediatek,mt6577-uart"; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 254 | reg = <0 0x11002000 0 0x400>; |
| 255 | interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>; |
developer | 9963ccb | 2021-12-16 12:17:46 +0800 | [diff] [blame] | 256 | clocks = <&infracfg_ao CK_INFRA_UART0_CK>; |
| 257 | assigned-clocks = <&topckgen CK_TOP_UART_SEL>, |
| 258 | <&infracfg_ao CK_INFRA_UART0_SEL>; |
| 259 | assigned-clock-parents = <&topckgen CK_TOP_CB_CKSQ_40M>, |
| 260 | <&infracfg CK_INFRA_UART>; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 261 | status = "disabled"; |
| 262 | }; |
| 263 | |
| 264 | uart1: serial@11003000 { |
developer | 9963ccb | 2021-12-16 12:17:46 +0800 | [diff] [blame] | 265 | compatible = "mediatek,mt6577-uart"; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 266 | reg = <0 0x11003000 0 0x400>; |
| 267 | interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>; |
developer | 9963ccb | 2021-12-16 12:17:46 +0800 | [diff] [blame] | 268 | clocks = <&infracfg_ao CK_INFRA_UART1_CK>; |
| 269 | assigned-clocks = <&topckgen CK_TOP_UART_SEL>, |
| 270 | <&infracfg_ao CK_INFRA_UART1_SEL>; |
| 271 | assigned-clock-parents = <&topckgen CK_TOP_CB_CKSQ_40M>, |
| 272 | <&infracfg CK_INFRA_UART>; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 273 | status = "disabled"; |
| 274 | }; |
| 275 | |
| 276 | uart2: serial@11004000 { |
developer | 9963ccb | 2021-12-16 12:17:46 +0800 | [diff] [blame] | 277 | compatible = "mediatek,mt6577-uart"; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 278 | reg = <0 0x11004000 0 0x400>; |
| 279 | interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>; |
developer | 9963ccb | 2021-12-16 12:17:46 +0800 | [diff] [blame] | 280 | clocks = <&infracfg_ao CK_INFRA_UART2_CK>; |
| 281 | assigned-clocks = <&topckgen CK_TOP_UART_SEL>, |
| 282 | <&infracfg_ao CK_INFRA_UART2_SEL>; |
| 283 | assigned-clock-parents = <&topckgen CK_TOP_CB_CKSQ_40M>, |
| 284 | <&infracfg CK_INFRA_UART>; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 285 | status = "disabled"; |
| 286 | }; |
| 287 | |
developer | 472dc5c | 2021-12-16 10:28:37 +0800 | [diff] [blame] | 288 | i2c0: i2c@11007000 { |
| 289 | compatible = "mediatek,mt7981-i2c"; |
| 290 | reg = <0 0x11007000 0 0x1000>, |
developer | e08c9a6 | 2021-12-01 14:13:05 +0800 | [diff] [blame] | 291 | <0 0x10217080 0 0x80>; |
| 292 | interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>; |
developer | 472dc5c | 2021-12-16 10:28:37 +0800 | [diff] [blame] | 293 | clock-div = <1>; |
developer | e08c9a6 | 2021-12-01 14:13:05 +0800 | [diff] [blame] | 294 | clocks = <&infracfg_ao CK_INFRA_I2CO_CK>, |
| 295 | <&infracfg_ao CK_INFRA_AP_DMA_CK>; |
| 296 | clock-names = "main", "dma"; |
| 297 | #address-cells = <1>; |
| 298 | #size-cells = <0>; |
| 299 | status = "disabled"; |
| 300 | }; |
| 301 | |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 302 | pcie: pcie@11280000 { |
| 303 | compatible = "mediatek,mt7981-pcie", |
| 304 | "mediatek,mt7986-pcie"; |
| 305 | device_type = "pci"; |
| 306 | reg = <0 0x11280000 0 0x4000>; |
| 307 | reg-names = "pcie-mac"; |
| 308 | #address-cells = <3>; |
| 309 | #size-cells = <2>; |
| 310 | interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>; |
| 311 | bus-range = <0x00 0xff>; |
| 312 | ranges = <0x82000000 0 0x20000000 |
| 313 | 0x0 0x20000000 0 0x10000000>; |
| 314 | status = "disabled"; |
| 315 | |
developer | b5809d4 | 2021-12-10 14:12:42 +0800 | [diff] [blame] | 316 | clocks = <&infracfg_ao CK_INFRA_IPCIE_CK>, |
| 317 | <&infracfg_ao CK_INFRA_IPCIE_PIPE_CK>, |
| 318 | <&infracfg_ao CK_INFRA_IPCIER_CK>, |
| 319 | <&infracfg_ao CK_INFRA_IPCIEB_CK>; |
| 320 | |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 321 | phys = <&u3port0 PHY_TYPE_PCIE>; |
| 322 | phy-names = "pcie-phy"; |
| 323 | |
| 324 | #interrupt-cells = <1>; |
| 325 | interrupt-map-mask = <0 0 0 7>; |
| 326 | interrupt-map = <0 0 0 1 &pcie_intc 0>, |
| 327 | <0 0 0 2 &pcie_intc 1>, |
| 328 | <0 0 0 3 &pcie_intc 2>, |
| 329 | <0 0 0 4 &pcie_intc 3>; |
| 330 | pcie_intc: interrupt-controller { |
| 331 | interrupt-controller; |
| 332 | #address-cells = <0>; |
| 333 | #interrupt-cells = <1>; |
| 334 | }; |
| 335 | }; |
| 336 | |
developer | e3c7cd1 | 2021-11-30 14:49:26 +0800 | [diff] [blame] | 337 | crypto: crypto@10320000 { |
| 338 | compatible = "inside-secure,safexcel-eip97"; |
| 339 | reg = <0 0x10320000 0 0x40000>; |
| 340 | interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>, |
| 341 | <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>, |
| 342 | <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>, |
| 343 | <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>; |
| 344 | interrupt-names = "ring0", "ring1", "ring2", "ring3"; |
| 345 | clocks = <&topckgen CK_TOP_EIP97B>; |
| 346 | clock-names = "top_eip97_ck"; |
| 347 | assigned-clocks = <&topckgen CK_TOP_EIP97B_SEL>; |
developer | eee89f9 | 2021-12-30 10:09:49 +0800 | [diff] [blame] | 348 | assigned-clock-parents = <&topckgen CK_TOP_CB_NET1_D5>; |
developer | e3c7cd1 | 2021-11-30 14:49:26 +0800 | [diff] [blame] | 349 | }; |
| 350 | |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 351 | pio: pinctrl@11d00000 { |
| 352 | compatible = "mediatek,mt7981-pinctrl"; |
| 353 | reg = <0 0x11d00000 0 0x1000>, |
| 354 | <0 0x11c00000 0 0x1000>, |
| 355 | <0 0x11c10000 0 0x1000>, |
| 356 | <0 0x11d20000 0 0x1000>, |
| 357 | <0 0x11e00000 0 0x1000>, |
| 358 | <0 0x11e20000 0 0x1000>, |
| 359 | <0 0x11f00000 0 0x1000>, |
| 360 | <0 0x11f10000 0 0x1000>, |
| 361 | <0 0x1000b000 0 0x1000>; |
| 362 | reg-names = "gpio_base", "iocfg_rt_base", "iocfg_rm_base", |
| 363 | "iocfg_rb_base", "iocfg_lb_base", "iocfg_bl_base", |
| 364 | "iocfg_tm_base", "iocfg_tl_base", "eint"; |
| 365 | gpio-controller; |
| 366 | #gpio-cells = <2>; |
| 367 | gpio-ranges = <&pio 0 0 56>; |
| 368 | interrupt-controller; |
developer | 4bfe501 | 2021-12-10 17:36:04 +0800 | [diff] [blame] | 369 | interrupts = <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH>; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 370 | interrupt-parent = <&gic>; |
| 371 | #interrupt-cells = <2>; |
| 372 | }; |
| 373 | |
| 374 | ethsys: syscon@15000000 { |
| 375 | #address-cells = <1>; |
| 376 | #size-cells = <1>; |
developer | 9e9fb4c | 2021-11-30 17:33:04 +0800 | [diff] [blame] | 377 | compatible = "mediatek,mt7981-ethsys", |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 378 | "syscon"; |
| 379 | reg = <0 0x15000000 0 0x1000>; |
| 380 | #clock-cells = <1>; |
| 381 | #reset-cells = <1>; |
| 382 | |
| 383 | ethsysrst: reset-controller { |
| 384 | compatible = "ti,syscon-reset"; |
| 385 | #reset-cells = <1>; |
| 386 | ti,reset-bits = <0x34 4 0x34 4 0x34 4 (ASSERT_SET | DEASSERT_CLEAR | STATUS_SET)>; |
| 387 | }; |
| 388 | }; |
| 389 | |
| 390 | eth: ethernet@15100000 { |
| 391 | compatible = "mediatek,mt7981-eth"; |
| 392 | reg = <0 0x15100000 0 0x80000>; |
| 393 | interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH>, |
| 394 | <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH>, |
| 395 | <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH>, |
| 396 | <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH>; |
developer | 9e9fb4c | 2021-11-30 17:33:04 +0800 | [diff] [blame] | 397 | clocks = <ðsys CK_ETH_FE_EN>, |
| 398 | <ðsys CK_ETH_GP2_EN>, |
| 399 | <ðsys CK_ETH_GP1_EN>, |
| 400 | <ðsys CK_ETH_WOCPU0_EN>, |
| 401 | <&sgmiisys0 CK_SGM0_TX_EN>, |
| 402 | <&sgmiisys0 CK_SGM0_RX_EN>, |
| 403 | <&sgmiisys0 CK_SGM0_CK0_EN>, |
| 404 | <&sgmiisys0 CK_SGM0_CDR_CK0_EN>, |
| 405 | <&sgmiisys1 CK_SGM1_TX_EN>, |
| 406 | <&sgmiisys1 CK_SGM1_RX_EN>, |
| 407 | <&sgmiisys1 CK_SGM1_CK1_EN>, |
| 408 | <&sgmiisys1 CK_SGM1_CDR_CK1_EN>; |
| 409 | clock-names = "fe", "gp2", "gp1", "wocpu0", |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 410 | "sgmii_tx250m", "sgmii_rx250m", |
| 411 | "sgmii_cdr_ref", "sgmii_cdr_fb", |
| 412 | "sgmii2_tx250m", "sgmii2_rx250m", |
| 413 | "sgmii2_cdr_ref", "sgmii2_cdr_fb"; |
developer | 9e9fb4c | 2021-11-30 17:33:04 +0800 | [diff] [blame] | 414 | assigned-clocks = <&topckgen CK_TOP_NETSYS_2X_SEL>, |
| 415 | <&topckgen CK_TOP_SGM_325M_SEL>; |
| 416 | assigned-clock-parents = <&topckgen CK_TOP_CB_NET2_800M>, |
| 417 | <&topckgen CK_TOP_CB_SGM_325M>; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 418 | mediatek,ethsys = <ðsys>; |
| 419 | mediatek,sgmiisys = <&sgmiisys0>, <&sgmiisys1>; |
| 420 | mediatek,infracfg = <&topmisc>; |
| 421 | #reset-cells = <1>; |
| 422 | #address-cells = <1>; |
| 423 | #size-cells = <0>; |
| 424 | status = "disabled"; |
| 425 | }; |
| 426 | |
| 427 | hnat: hnat@15000000 { |
| 428 | compatible = "mediatek,mtk-hnat_v4"; |
| 429 | reg = <0 0x15100000 0 0x80000>; |
| 430 | resets = <ðsys 0>; |
| 431 | reset-names = "mtketh"; |
| 432 | status = "disabled"; |
| 433 | }; |
| 434 | |
| 435 | sgmiisys0: syscon@10060000 { |
developer | 9e9fb4c | 2021-11-30 17:33:04 +0800 | [diff] [blame] | 436 | compatible = "mediatek,mt7981-sgmiisys_0", "syscon"; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 437 | reg = <0 0x10060000 0 0x1000>; |
| 438 | pn_swap; |
| 439 | #clock-cells = <1>; |
| 440 | }; |
| 441 | |
| 442 | sgmiisys1: syscon@10070000 { |
developer | 9e9fb4c | 2021-11-30 17:33:04 +0800 | [diff] [blame] | 443 | compatible = "mediatek,mt7981-sgmiisys_1", "syscon"; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 444 | reg = <0 0x10070000 0 0x1000>; |
| 445 | #clock-cells = <1>; |
| 446 | }; |
| 447 | |
| 448 | topmisc: topmisc@11d10000 { |
| 449 | compatible = "mediatek,mt7981-topmisc", "syscon"; |
| 450 | reg = <0 0x11d10000 0 0x10000>; |
| 451 | #clock-cells = <1>; |
| 452 | }; |
| 453 | |
| 454 | snand: snfi@11005000 { |
| 455 | compatible = "mediatek,mt7986-snand"; |
| 456 | reg = <0 0x11005000 0 0x1000>, <0 0x11006000 0 0x1000>; |
| 457 | reg-names = "nfi", "ecc"; |
| 458 | interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>; |
developer | af7c350 | 2021-11-10 20:49:31 +0800 | [diff] [blame] | 459 | clocks = <&infracfg_ao CK_INFRA_SPINFI1_CK>, |
| 460 | <&infracfg_ao CK_INFRA_NFI1_CK>, |
| 461 | <&infracfg_ao CK_INFRA_NFI_HCK_CK>; |
| 462 | clock-names = "pad_clk", "nfi_clk", "nfi_hclk"; |
| 463 | assigned-clocks = <&topckgen CK_TOP_SPINFI_SEL>, |
| 464 | <&topckgen CK_TOP_NFI1X_SEL>; |
| 465 | assigned-clock-parents = <&topckgen CK_TOP_CB_M_D8>, |
| 466 | <&topckgen CK_TOP_CB_M_D8>; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 467 | #address-cells = <1>; |
| 468 | #size-cells = <0>; |
| 469 | status = "disabled"; |
| 470 | }; |
| 471 | |
| 472 | mmc0: mmc@11230000 { |
developer | 617cd33 | 2021-12-13 00:03:23 +0800 | [diff] [blame] | 473 | compatible = "mediatek,mt7986-mmc", |
| 474 | "mediatek,mt7981-mmc"; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 475 | reg = <0 0x11230000 0 0x1000>, <0 0x11c20000 0 0x1000>; |
| 476 | interrupts = <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>; |
developer | 617cd33 | 2021-12-13 00:03:23 +0800 | [diff] [blame] | 477 | clocks = <&topckgen CK_TOP_EMMC_208M>, |
| 478 | <&topckgen CK_TOP_EMMC_400M>, |
| 479 | <&infracfg_ao CK_INFRA_MSDC_CK>; |
| 480 | assigned-clocks = <&topckgen CK_TOP_EMMC_208M_SEL>, |
| 481 | <&topckgen CK_TOP_EMMC_400M_SEL>; |
| 482 | assigned-clock-parents = <&topckgen CK_TOP_CB_M_D2>, |
| 483 | <&topckgen CK_TOP_CB_NET2_D2>; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 484 | clock-names = "source", "hclk", "source_cg"; |
| 485 | status = "disabled"; |
| 486 | }; |
| 487 | |
| 488 | wbsys: wbsys@18000000 { |
| 489 | compatible = "mediatek,wbsys"; |
| 490 | reg = <0 0x18000000 0 0x1000000>; |
| 491 | interrupts = <GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH>, |
| 492 | <GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH>, |
| 493 | <GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH>, |
| 494 | <GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH>; |
| 495 | chip_id = <0x7981>; |
| 496 | }; |
| 497 | |
| 498 | wed_pcie: wed_pcie@10003000 { |
| 499 | compatible = "mediatek,wed_pcie"; |
| 500 | reg = <0 0x10003000 0 0x10>; |
| 501 | }; |
| 502 | |
| 503 | spi0: spi@1100a000 { |
| 504 | compatible = "mediatek,ipm-spi-quad"; |
| 505 | reg = <0 0x1100a000 0 0x100>; |
| 506 | interrupts = <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>; |
developer | cbdfa6e | 2021-12-02 15:35:42 +0800 | [diff] [blame] | 507 | clocks = <&topckgen CK_TOP_CB_M_D2>, |
| 508 | <&topckgen CK_TOP_SPI_SEL>, |
| 509 | <&infracfg_ao CK_INFRA_SPI0_CK>, |
| 510 | <&infracfg_ao CK_INFRA_SPI0_HCK_CK>; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 511 | clock-names = "parent-clk", "sel-clk", "spi-clk", "spi-hclk"; |
| 512 | status = "disabled"; |
| 513 | }; |
| 514 | |
| 515 | spi1: spi@1100b000 { |
| 516 | compatible = "mediatek,ipm-spi-single"; |
| 517 | reg = <0 0x1100b000 0 0x100>; |
| 518 | interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>; |
developer | cbdfa6e | 2021-12-02 15:35:42 +0800 | [diff] [blame] | 519 | clocks = <&topckgen CK_TOP_CB_M_D2>, |
| 520 | <&topckgen CK_TOP_SPIM_MST_SEL>, |
| 521 | <&infracfg_ao CK_INFRA_SPI1_CK>, |
| 522 | <&infracfg_ao CK_INFRA_SPI1_HCK_CK>; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 523 | clock-names = "parent-clk", "sel-clk", "spi-clk", "spi-hclk"; |
| 524 | status = "disabled"; |
| 525 | }; |
| 526 | |
| 527 | spi2: spi@11009000 { |
| 528 | compatible = "mediatek,ipm-spi-quad"; |
| 529 | reg = <0 0x11009000 0 0x100>; |
| 530 | interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>; |
developer | cbdfa6e | 2021-12-02 15:35:42 +0800 | [diff] [blame] | 531 | clocks = <&topckgen CK_TOP_CB_M_D2>, |
| 532 | <&topckgen CK_TOP_SPI_SEL>, |
| 533 | <&infracfg_ao CK_INFRA_SPI2_CK>, |
developer | 03a46ad | 2022-01-06 17:20:47 +0800 | [diff] [blame] | 534 | <&infracfg_ao CK_INFRA_SPI2_HCK_CK>; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 535 | clock-names = "parent-clk", "sel-clk", "spi-clk", "spi-hclk"; |
| 536 | status = "disabled"; |
| 537 | }; |
| 538 | |
| 539 | |
| 540 | consys: consys@10000000 { |
| 541 | compatible = "mediatek,mt7981-consys"; |
| 542 | reg = <0 0x10000000 0 0x8600000>; |
| 543 | memory-region = <&wmcpu_emi>; |
| 544 | }; |
| 545 | |
| 546 | xhci: xhci@11200000 { |
| 547 | compatible = "mediatek,mt7986-xhci", |
| 548 | "mediatek,mtk-xhci"; |
| 549 | reg = <0 0x11200000 0 0x2e00>, |
| 550 | <0 0x11203e00 0 0x0100>; |
| 551 | reg-names = "mac", "ippc"; |
| 552 | interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>; |
| 553 | phys = <&u2port0 PHY_TYPE_USB2>; |
| 554 | clocks = <&system_clk>, |
| 555 | <&system_clk>, |
| 556 | <&system_clk>, |
| 557 | <&system_clk>, |
| 558 | <&system_clk>; |
| 559 | clock-names = "sys_ck", |
| 560 | "xhci_ck", |
| 561 | "ref_ck", |
| 562 | "mcu_ck", |
| 563 | "dma_ck"; |
| 564 | #address-cells = <2>; |
| 565 | #size-cells = <2>; |
| 566 | mediatek,u3p-dis-msk = <0x01>; |
| 567 | status = "disabled"; |
| 568 | }; |
| 569 | |
| 570 | usbtphy: usb-phy@11e10000 { |
| 571 | compatible = "mediatek,mt7986", |
| 572 | "mediatek,generic-tphy-v2"; |
| 573 | #address-cells = <2>; |
| 574 | #size-cells = <2>; |
| 575 | ranges; |
| 576 | status = "okay"; |
| 577 | |
| 578 | u2port0: usb-phy@11e10000 { |
| 579 | reg = <0 0x11e10000 0 0x700>; |
| 580 | clocks = <&system_clk>; |
| 581 | clock-names = "ref"; |
| 582 | #phy-cells = <1>; |
| 583 | status = "okay"; |
| 584 | }; |
| 585 | |
| 586 | u3port0: usb-phy@11e10700 { |
| 587 | reg = <0 0x11e10700 0 0x900>; |
| 588 | clocks = <&system_clk>; |
| 589 | clock-names = "ref"; |
| 590 | #phy-cells = <1>; |
| 591 | mediatek,syscon-type = <&topmisc 0x218 0>; |
developer | c88f870 | 2022-01-28 17:27:11 +0800 | [diff] [blame] | 592 | nvmem-cells = <&comb_intr_p0>, |
| 593 | <&comb_rx_imp_p0>, |
| 594 | <&comb_tx_imp_p0>; |
| 595 | nvmem-cell-names = "intr", "rx_imp", "tx_imp"; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 596 | status = "okay"; |
| 597 | }; |
| 598 | }; |
| 599 | |
| 600 | reg_3p3v: regulator-3p3v { |
| 601 | compatible = "regulator-fixed"; |
| 602 | regulator-name = "fixed-3.3V"; |
| 603 | regulator-min-microvolt = <3300000>; |
| 604 | regulator-max-microvolt = <3300000>; |
| 605 | regulator-boot-on; |
| 606 | regulator-always-on; |
| 607 | }; |
| 608 | |
| 609 | clkitg: clkitg { |
| 610 | compatible = "simple-bus"; |
| 611 | }; |
developer | a7de8be | 2021-11-15 21:14:31 +0800 | [diff] [blame] | 612 | |
| 613 | efuse: efuse@11f20000 { |
| 614 | compatible = "mediatek,efuse"; |
| 615 | reg = <0 0x11f20000 0 0x1000>; |
| 616 | #address-cells = <1>; |
| 617 | #size-cells = <1>; |
| 618 | |
| 619 | thermal_calibration: calib@274 { |
| 620 | reg = <0x274 0xc>; |
| 621 | }; |
| 622 | |
| 623 | phy_calibration: calib@8dc { |
| 624 | reg = <0x8dc 0x10>; |
| 625 | }; |
developer | c88f870 | 2022-01-28 17:27:11 +0800 | [diff] [blame] | 626 | |
| 627 | comb_rx_imp_p0: usb3-rx-imp@8c8 { |
| 628 | reg = <0x8c8 1>; |
| 629 | bits = <0 5>; |
| 630 | }; |
| 631 | |
| 632 | comb_tx_imp_p0: usb3-tx-imp@8c8 { |
| 633 | reg = <0x8c8 2>; |
| 634 | bits = <5 5>; |
| 635 | }; |
| 636 | |
| 637 | comb_intr_p0: usb3-intr@8c9 { |
| 638 | reg = <0x8c9 1>; |
| 639 | bits = <2 6>; |
| 640 | }; |
developer | a7de8be | 2021-11-15 21:14:31 +0800 | [diff] [blame] | 641 | }; |
developer | e3c7cd1 | 2021-11-30 14:49:26 +0800 | [diff] [blame] | 642 | |
| 643 | afe: audio-controller@11210000 { |
| 644 | compatible = "mediatek,mt79xx-audio"; |
| 645 | reg = <0 0x11210000 0 0x9000>; |
| 646 | interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>; |
| 647 | clocks = <&infracfg_ao CK_INFRA_AUD_BUS_CK>, |
| 648 | <&infracfg_ao CK_INFRA_AUD_26M_CK>, |
| 649 | <&infracfg_ao CK_INFRA_AUD_L_CK>, |
| 650 | <&infracfg_ao CK_INFRA_AUD_AUD_CK>, |
developer | eee89f9 | 2021-12-30 10:09:49 +0800 | [diff] [blame] | 651 | <&infracfg_ao CK_INFRA_AUD_EG2_CK>, |
| 652 | <&topckgen CK_TOP_AUD_SEL>; |
developer | e3c7cd1 | 2021-11-30 14:49:26 +0800 | [diff] [blame] | 653 | clock-names = "aud_bus_ck", |
| 654 | "aud_26m_ck", |
| 655 | "aud_l_ck", |
| 656 | "aud_aud_ck", |
developer | eee89f9 | 2021-12-30 10:09:49 +0800 | [diff] [blame] | 657 | "aud_eg2_ck", |
| 658 | "aud_sel"; |
developer | e3c7cd1 | 2021-11-30 14:49:26 +0800 | [diff] [blame] | 659 | assigned-clocks = <&topckgen CK_TOP_AUD_SEL>, |
| 660 | <&topckgen CK_TOP_A1SYS_SEL>, |
| 661 | <&topckgen CK_TOP_AUD_L_SEL>, |
| 662 | <&topckgen CK_TOP_A_TUNER_SEL>; |
developer | eee89f9 | 2021-12-30 10:09:49 +0800 | [diff] [blame] | 663 | assigned-clock-parents = <&topckgen CK_TOP_CB_APLL2_196M>, |
| 664 | <&topckgen CK_TOP_APLL2_D4>, |
| 665 | <&topckgen CK_TOP_CB_APLL2_196M>, |
| 666 | <&topckgen CK_TOP_APLL2_D4>; |
developer | e3c7cd1 | 2021-11-30 14:49:26 +0800 | [diff] [blame] | 667 | status = "disabled"; |
| 668 | }; |
developer | edeb397 | 2021-12-02 14:02:24 +0800 | [diff] [blame] | 669 | |
| 670 | ice: ice_debug { |
| 671 | compatible = "mediatek,mt7981-ice_debug", |
| 672 | "mediatek,mt2701-ice_debug"; |
| 673 | clocks = <&infracfg_ao CK_INFRA_DBG_CK>; |
| 674 | clock-names = "ice_dbg"; |
| 675 | }; |
developer | 24455dd | 2021-10-28 10:55:41 +0800 | [diff] [blame] | 676 | }; |
| 677 | #include "mt7981-clkitg.dtsi" |