Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / b0673183767c147c00f23a648305055a277ee473 / arch / arm / mach-socfpga
  1. 1d91ba7 common: Move some cache and MMU functions out of common.h by Simon Glass · Thu Nov 14 12:57:37 2019 -0700
  2. 495a5dc common: Move get_ticks() function out of common.h by Simon Glass · Thu Nov 14 12:57:30 2019 -0700
  3. 8b3b890 ARM: socfpga: Unreset NAND in SPL on Gen5 by Marek Vasut · Wed Nov 20 22:36:24 2019 +0100
  4. 47928cc ARM: socfpga: Add ArriaV ST/SX ID by Marek Vasut · Wed Nov 20 22:40:19 2019 +0100
  5. 2265259 ARM: socfpga: Purge pending transactions upon enabling bridges on Gen5 by Marek Vasut · Wed Nov 20 22:34:31 2019 +0100
  6. 9f38a97 ARM: socfpga: Actually put bridges into reset on Gen5 in bridge disable by Marek Vasut · Wed Nov 20 22:34:30 2019 +0100
  7. 5216671 socfpga: fix include guard in misc.h (arch vs. global) by Simon Goldschmidt · Wed Oct 23 22:32:30 2019 +0200
  8. 17d7852 arm: socfpga: gen5: fix ERR_PTR_OFFSET by Simon Goldschmidt · Tue Oct 22 21:29:48 2019 +0200
  9. 13da18c ARM: socfpga: vining_fpga: Rename VINING|FPGA by Marek Vasut · Thu Jun 27 00:19:31 2019 +0200
  10. a8f0c94 spl: Convert CONFIG_SPL_SIZE_LIMIT to hex by Simon Glass · Wed Sep 25 08:56:28 2019 -0600
  11. 7611ac6 spl: Allow tiny printf() to be controlled in SPL and TPL by Simon Glass · Wed Sep 25 08:56:27 2019 -0600
  12. 257ab53 arm: socfpga: gen5: don't zero bss in board_init_f() by Simon Goldschmidt · Fri Jul 12 20:03:09 2019 +0200
  13. 5e6201b env: Move env_set() to env.h by Simon Glass · Thu Aug 01 09:46:51 2019 -0600
  14. fc82466 sysreset: add support for socfpga sysreset by Simon Goldschmidt · Mon Jul 15 21:47:55 2019 +0200
  15. b32e1e8 arm: socfpga: rst: add register definition for cold reset by Simon Goldschmidt · Mon Jul 15 21:47:52 2019 +0200
  16. 20fd7de arm: socfpga: provide default SPL_SIZE_LIMIT for gen5 by Simon Goldschmidt · Thu Jun 13 21:50:28 2019 +0200
  17. a62817a ARM: socfpga: Clear PL310 early in SPL by Marek Vasut · Sat Mar 09 22:25:57 2019 +0100
  18. b6ba490 ARM: socfpga: Pull PL310 clearing into common code by Marek Vasut · Thu Mar 21 23:05:38 2019 +0100
  19. 43ec7e0 CONFIG_SPL_SYS_[DI]CACHE_OFF: add by Trevor Woerner · Fri May 03 09:41:00 2019 -0400
  20. 7789aab2 arm: socfpga: Re-add support for Aries MCV SoM and MCVEV[KP] board by Wolfgang Grandegger · Sun May 12 19:25:18 2019 +0200
  21. c8ff687 arm: sofcpga: s10: remove unused ad-hoc reset code by Simon Goldschmidt · Mon May 13 21:16:44 2019 +0200
  22. 635e250 arm: socfpga: remove re-added ad-hoc reset code by Simon Goldschmidt · Mon May 13 21:16:43 2019 +0200
  23. fe03d80 spl: socfpga: Implement fpga bitstream loading with socfpga loadfs by Tien Fong Chee · Tue May 07 17:42:30 2019 +0800
  24. ca99a8a ARM: socfpga: Add FPGA drivers for Arria 10 FPGA bitstream loading by Tien Fong Chee · Tue May 07 17:42:28 2019 +0800
  25. 96a9489 Merge branch 'master' of git://git.denx.de/u-boot-socfpga by Tom Rini · Tue May 07 09:37:11 2019 -0400
  26. d740445 ARM: socfpga: stratix10: Probe FPGA status before bridge enable by Ang, Chee Hong · Fri May 03 01:18:27 2019 -0700
  27. fadf65b ARM: socfpga: stratix10: Disable FPGA2SOC reset by Ang, Chee Hong · Fri May 03 01:19:08 2019 -0700
  28. 3fdf436 arm: socfpga: Move Stratix 10 SDRAM driver to DM by Ley Foon Tan · Mon May 06 09:56:01 2019 +0800
  29. 17b9ba6 ddr: altera: Compile ALTERA SDRAM in SPL only by Ley Foon Tan · Mon May 06 09:55:59 2019 +0800
  30. 86fbf9d ARM: socfpga: use the pl310 driver to configure the cache by Dinh Nguyen · Tue Apr 23 16:55:05 2019 -0500
  31. b99ca37 ARM: socfpga: Remove socfpga_sdram_apply_static_cfg() by Marek Vasut · Tue Apr 23 17:24:22 2019 +0200
  32. 713a8a2 ARM: socfpga: Add support for selecting bridges in bridge command by Marek Vasut · Tue Apr 16 22:28:08 2019 +0200
  33. 0c3ddb6 ARM: socfpga: Fully unmap the FPGA bridges from L3 space by Marek Vasut · Tue Apr 16 22:13:29 2019 +0200
  34. 0b2502e ARM: socfpga: Disable bridges in SPL unless booting from FPGA by Marek Vasut · Tue Apr 16 14:19:34 2019 +0200
  35. 79a5b2c ARM: socfpga: Factor out handoff register configuration by Marek Vasut · Tue Apr 16 23:05:24 2019 +0200
  36. 374c230 arm: socfpga: mailbox: Fix off-by-one error on command length checking by Ley Foon Tan · Wed Apr 24 13:21:47 2019 +0800
  37. 4f57b9a arm: socfpga: gen5: reduce SPL pre-reloc malloc by Simon Goldschmidt · Tue Apr 09 21:02:06 2019 +0200
  38. b1c4269 arm: socfpga: imply/default common config options by Simon Goldschmidt · Tue Apr 09 21:02:05 2019 +0200
  39. 9799a67 ddr: altera: Stratix10: Add ECC memory scrubbing by Ley Foon Tan · Fri Mar 22 01:24:05 2019 +0800
  40. 3e263c7 arm: socfpga: stratix10: Add cpu_has_been_warmreset() by Ley Foon Tan · Fri Mar 22 01:24:04 2019 +0800
  41. a9245d1 ddr: altera: stratix10: Move SDRAM size check to SDRAM driver by Ley Foon Tan · Fri Mar 22 01:24:00 2019 +0800
  42. 407dcc5 arm: socfpga: implement proper peripheral reset by Simon Goldschmidt · Fri Mar 01 20:12:36 2019 +0100
  43. 24910c3 arm: socfpga: move gen5 SDR driver to DM by Simon Goldschmidt · Tue Apr 16 22:04:39 2019 +0200
  44. 339da98 ARM: socfpga: Disable D cache in SPL by Marek Vasut · Tue May 08 20:32:01 2018 +0200
  45. 4a23a5b ARM: socfpga: fix data and tag latency values for pl310 cache controller by Dinh Nguyen · Sun Mar 03 11:02:10 2019 -0600
  46. 2880c11 ARM: socfpga: Clear PL310 early in SPL by Marek Vasut · Tue Feb 19 01:07:21 2019 +0100
  47. fd43442 ARM: socfpga: Configure PL310 latencies by Marek Vasut · Tue Feb 19 01:11:24 2019 +0100
  48. 54d329b arm: socfpga: gen5: remove hacked ETH RST handling by Simon Goldschmidt · Sun Jan 13 19:58:42 2019 +0100
  49. 6091dd1 spl: Kconfig: Replace CONFIG_SPL_EXT_SUPPORT to CONFIG_SPL_FS_EXT4 by Tien Fong Chee · Wed Jan 23 14:20:05 2019 +0800
  50. 6fd0a71 spl: Kconfig: Replace CONFIG_SPL_FAT_SUPPORT with CONFIG_SPL_FS_FAT by Tien Fong Chee · Wed Jan 23 14:20:03 2019 +0800
  51. da9640e arm: socfpga: stratix10: Enable Stratix10 FPGA Reconfiguration by Ang, Chee Hong · Wed Dec 19 18:35:16 2018 -0800
  52. ff14f16 arm: socfpga: stratix10: Add Stratix10 FPGA into FPGA device table by Ang, Chee Hong · Wed Dec 19 18:35:15 2018 -0800
  53. 11f4644 arm: socfpga: stratix10: Add macros for mailbox's arguments by Ang, Chee Hong · Wed Dec 19 18:35:13 2018 -0800
  54. 31b7963 arm: socfpga: stratix10: Add generic FPGA reconfig mailbox API for S10 by Ang, Chee Hong · Wed Dec 19 18:35:12 2018 -0800
  55. da13a0a arm: socfpga: fix SPL booting from fpga OnChip RAM by Simon Goldschmidt · Wed Oct 10 14:55:23 2018 +0200
  56. ceab269 arm: socfpga: make config structs const by Simon Goldschmidt · Wed Nov 14 21:05:12 2018 +0100
  57. 0e182f2 arm: socfpga: stratix10: add sgmii in phymode setup by Ooi, Joyce · Mon Sep 24 23:31:45 2018 -0700
  58. 2e75a74 arm: socfpga: Remove unused function socfpga_emac_manage_reset() by Ley Foon Tan · Fri Sep 21 00:22:14 2018 +0800
  59. 897dbd7 socfpga: stratix10: fix sdram_calculate_size by Dalon Westergreen · Tue Sep 11 10:06:14 2018 -0700
  60. aaa40e7 ARM: socfpga: Convert Arria10 to timer framework by Marek Vasut · Sat Aug 18 16:00:31 2018 +0200
  61. 8fdb419 ARM: socfpga: Reorder Arria10 SPL by Marek Vasut · Sat Aug 18 19:11:52 2018 +0200
  62. ff756cc arm: socfpga: stratix10: Fix mailbox urgent command with urgent register by Ley Foon Tan · Fri Aug 17 16:22:03 2018 +0800
  63. 0968d4e arm: socfpga: stratix10: Enable EMAC to FPGA bridge based on handoff by Ley Foon Tan · Fri Aug 17 16:22:02 2018 +0800
  64. 7ebd938 arm: socfpga: Fix SYSMGR_FPGAINTF_EMACx bit mask by Ley Foon Tan · Thu Aug 16 02:20:17 2018 +0800
  65. 71b1637 ARM: socfpga: clk: Convert to clock framework by Marek Vasut · Mon Aug 06 21:42:05 2018 +0200
  66. fd6bcb5 ARM: socfpga: clk: Drop unused variables on Arria10 by Marek Vasut · Tue Jul 31 17:33:42 2018 +0200
  67. d430d9a ARM: socfpga: clk: Make L4SP and MMC clock calculation Gen5 only by Marek Vasut · Mon Aug 06 21:47:50 2018 +0200
  68. e1dcd62 ARM: socfpga: clk: Obtain handoff base clock via DM by Marek Vasut · Mon Jul 30 15:56:19 2018 +0200
  69. 04c8f4f ARM: socfpga: Remove adhoc ethernet reset and configuration by Marek Vasut · Mon Aug 13 20:06:46 2018 +0200
  70. 40ca091 ARM: socfpga: Zap unused reset code by Marek Vasut · Mon Aug 13 18:57:08 2018 +0200
  71. 8b73c87 ARM: socfpga: Zap all the UART handling complexity by Marek Vasut · Sun Apr 15 16:29:12 2018 +0200
  72. 69fbb88 ARM: socfpga: Enable DM I2C framework on A10 by Marek Vasut · Mon Aug 13 18:32:38 2018 +0200
  73. 700b2c6 ARM: socfpga: Enable DM reset framework on A10 by Marek Vasut · Mon Aug 13 18:32:38 2018 +0200
  74. 95db8ee ARM: socfpga: Register the FPGA on A10 in SPL again by Marek Vasut · Mon Jul 30 13:58:54 2018 +0200
  75. 8e30203 arm: socfpga: gen5: combine some init code for SPL and U-Boot by Simon Goldschmidt · Mon Aug 13 21:34:35 2018 +0200
  76. bc698cc arm: socfpga: cyclone5: handle debug uart by Simon Goldschmidt · Mon Aug 13 09:33:47 2018 +0200
  77. 1849e25 arm: socfpga: spl_gen5: clean up malloc_base assignment by Simon Goldschmidt · Mon Aug 13 09:33:46 2018 +0200
  78. 17a1c61 arm: socfpga: fix SPL on gen5 after moving to DM serial by Simon Goldschmidt · Mon Aug 13 09:33:44 2018 +0200
  79. 7e7ba3b Kconfig: Sort bool, default, select and imply options by Michal Simek · Mon Jul 23 15:55:15 2018 +0200
  80. 3e034a3 ARM: socfpga: Init missing security policies on A10 by Marek Vasut · Thu Jul 12 15:34:23 2018 +0200
  81. 911a665 ARM: socfpga: Assure correct CPACR configuration by Marek Vasut · Thu Jul 12 15:07:46 2018 +0200
  82. b3d55ea lib: fdtdec: Rename routine fdtdec_setup_memory_size() by Siva Durga Prasad Paladugu · Mon Jul 16 15:56:11 2018 +0530
  83. cb896f5 Merge branch 'master' of git://git.denx.de/u-boot-socfpga by Tom Rini · Fri Jul 13 09:05:05 2018 -0400
  84. 2667ddd arm: socfpga: Fixes: include <debug_uart.h> by Ley Foon Tan · Thu Jul 12 21:44:24 2018 +0800
  85. 27f05ac arm: socfpga: Fix: Compile MCR instruction on ARM 32-bit only by Ley Foon Tan · Thu Jul 12 19:13:34 2018 +0800
  86. 72cc958 ARM: socfpga: Assure correct ACTLR configuration by Marek Vasut · Tue May 29 16:16:46 2018 +0200
  87. 1530317 ARM: socfpga: Pull DRAM size from DT by Marek Vasut · Mon May 28 17:09:45 2018 +0200
  88. 2b96352 arm: socfpga: Add do_bridge_reset for Arria 10 by Ley Foon Tan · Fri Jun 01 16:13:19 2018 +0800
  89. 9c407b5 arm: socfpga: stratix10: Enable Stratix10 SoC build by Ley Foon Tan · Thu May 24 00:17:32 2018 +0800
  90. f9c7f79 ddr: altera: stratix10: Add DDR support for Stratix10 SoC by Ley Foon Tan · Thu May 24 00:17:30 2018 +0800
  91. 4eadafc2 arm: socfpga: stratix10: Add timer support for Stratix10 SoC by Ley Foon Tan · Thu May 24 00:17:29 2018 +0800
  92. 975e496 arm: socfpga: stratix10: Add SPL driver for Stratix10 SoC by Ley Foon Tan · Thu May 24 00:17:28 2018 +0800
  93. 3305ba7 arm: socfpga: Restructure the SPL file by Ley Foon Tan · Thu May 24 00:17:27 2018 +0800
  94. ca6afad arm: socfpga: stratix10: Add MMU support for Stratix10 SoC by Ley Foon Tan · Thu May 24 00:17:26 2018 +0800
  95. e5b6a66 arm: socfpga: stratix10: Add mailbox support for Stratix10 SoC by Ley Foon Tan · Thu May 24 00:17:25 2018 +0800
  96. f80cb34 arm: socfpga: stratix10: Add misc support for Stratix10 SoC by Ley Foon Tan · Thu May 24 00:17:24 2018 +0800
  97. 4cc6b58 arm: socfpga: misc: Move bridge command to misc common by Ley Foon Tan · Thu May 24 00:17:23 2018 +0800
  98. d165c70 board/aries: Remove by Tom Rini · Mon Jul 02 15:52:50 2018 -0400
  99. 4606fc7 SPDX: Fixup SPDX tags in a few new files by Tom Rini · Sun May 20 09:47:45 2018 -0400
  100. 6fa091d arm: socfpga: misc: Add CONFIG_SYS_L2_PL310 switch by Ley Foon Tan · Fri May 18 22:05:25 2018 +0800