Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 617878326eb1db32e6f91cbefbd1565487d7228d / drivers / ddr / fsl / ctrl_regs.c
  1. c459ae6 driver/ddr: Add 256 byte interleaving support by York Sun · Mon Feb 10 13:59:44 2014 -0800
  2. 29647ab driver/ddr: Change Freescale ARM DDR driver to support both big and little endian by York Sun · Mon Feb 10 13:59:42 2014 -0800
  3. 63c91cd powerpc/mpc8xxx: Extend DDR registers' fields by York Sun · Mon Jun 03 12:39:06 2013 -0700
  4. a21803d Driver/DDR: combine ccsr_ddr for 83xx, 85xx and 86xx by York Sun · Mon Nov 18 10:29:32 2013 -0800
  5. f062659 Driver/DDR: Moving Freescale DDR driver to a common driver by York Sun · Mon Sep 30 09:22:09 2013 -0700[Renamed (97%) from arch/powerpc/cpu/mpc8xxx/ddr/ctrl_regs.c]
  6. 0b81093 mpc8xxx: set x2 DDR3 refresh rate if SPD config requires it by Valentin Longchamp · Fri Oct 18 11:47:20 2013 +0200
  7. 4a71741 powerpc: Fix CamelCase warnings in DDR related code by Priyanka Jain · Wed Sep 25 10:41:19 2013 +0530
  8. 26681f5 powerpc/mpc8xxx: Fix TIMING_CFG_3[EXT_ACTTOPRE] by James Yang · Mon Jul 22 09:35:26 2013 -0700
  9. 4889c98 powerpc/mpc8xxx: Add x4 DDR device support by York Sun · Tue Jun 25 11:37:47 2013 -0700
  10. c21a739 powerpc/mpc8xxx: Set inactive csn_bnds to 0xffffffff by York Sun · Tue Jun 25 11:37:45 2013 -0700
  11. 972cc40 mpc85xx: Base emulator support by York Sun · Tue Jun 25 11:37:41 2013 -0700
  12. d79de1d Add GPL-2.0+ SPDX-License-Identifier to source files by Wolfgang Denk · Mon Jul 08 09:37:19 2013 +0200
  13. 021b7ae mpc8xxx: fix DDR init value to use CONFIG_MEM_INIT_VALUE by Anatolij Gustschin · Mon Jan 21 23:50:27 2013 +0000
  14. 992562c 8xxx: Change all 8*xx_DDR addresses to 8xxx by Andy Fleming · Tue Oct 23 19:03:46 2012 -0500
  15. 82f576f arch/powerpc/cpu/mpc8xxx/: sparse fixes by Kim Phillips · Mon Oct 29 13:34:37 2012 +0000
  16. 98df4d1 powerpc/mpc8xxx: Fix DDR driver handling quad-rank DIMMs and address calculation by York Sun · Mon Oct 08 07:44:23 2012 +0000
  17. 7d69ea3 powerpc/mpc8xxx: Update DDR registers by York Sun · Mon Oct 08 07:44:22 2012 +0000
  18. cd077cf powerpc/mpc8xxx: Fix bug for extended DDR timing by York Sun · Fri Aug 17 08:22:40 2012 +0000
  19. e8dc17b powerpc/mpc8xxx: Enable 3-way and 4-way DDR interleaving by York Sun · Fri Aug 17 08:22:39 2012 +0000
  20. bad8209 powerpc/mpc8xxx: Add support for cas latency 12 and above by York Sun · Fri Aug 17 08:22:38 2012 +0000
  21. d5bbe66 arch/powerpc/cpu/mpc8xxx/ddr/ctrl_regs.c: Fix GCC 4.6 build warning by Kumar Gala · Wed Nov 09 10:05:10 2011 -0600
  22. e12ce98 powerpc/mpc83xx: Migrate from spd_sdram to unified DDR driver by York Sun · Fri Aug 26 11:32:44 2011 -0700
  23. 15f874a powerpc/mpc8xxx: Fix DDR code for empty first DIMM slot and enable DQS_en by York Sun · Fri Aug 26 11:32:40 2011 -0700
  24. 7a16d64 powerpc/mpc8xxx: Extend CWL table by York Sun · Wed Aug 24 09:40:25 2011 -0700
  25. f8691fc powerpc/mpc8xxx: Allow override DDR read-to-write turnaround time by York Sun · Fri May 27 13:44:28 2011 +0800
  26. 4513d76 powerpc/8xxx: Fix typo for address hashing message by Kumar Gala · Fri Mar 18 11:53:06 2011 -0500
  27. b78c7bf powerpc/8xxx: Replace fsl_ddr_get_mem_data_rate with get_ddr_freq() by Kumar Gala · Mon Jan 31 20:36:02 2011 -0600
  28. 501b70d powerpc/mpc8xxx: disable rcw_en bit for non-DDR3 by York Sun · Thu Mar 17 11:18:12 2011 -0700
  29. 3673f2c powerpc/mpc8xxx: Fix DDR3 timing_cfg_1 and sdram_mode registers by York Sun · Wed Mar 02 14:24:11 2011 -0800
  30. 27f83be powerpc/8xxx: Add additional cycle to write-to-read turnaound for DDR3 by York Sun · Thu Feb 10 10:13:10 2011 -0800
  31. 65b5be2 powerpc/8xxx: Fix compile warning when build for a DDR1 or DDR2 board by Kumar Gala · Thu Jan 20 01:53:15 2011 -0600
  32. ba0c2eb mpc85xx: Enable unique mode registers and dynamic ODT for DDR3 by York Sun · Mon Jan 10 12:03:00 2011 +0000
  33. 80ad401 8xxx/ddr: add support to only compute the ddr sdram size by Haiying Wang · Wed Dec 01 10:35:31 2010 -0500
  34. 2927c5e Disable unused chip-select for DDR controller interleaving by York Sun · Mon Oct 18 13:46:50 2010 -0700
  35. 5207e77 Fix parameters to support RDIMM for P2020DS by York Sun · Fri Aug 27 16:25:56 2010 -0500
  36. 1714e49 powerpc/8xxx: Improvement to DDR parameters by york · Fri Jul 02 22:25:56 2010 +0000
  37. de87932 powerpc/8xxx: Enable DDR3 RDIMM support by york · Fri Jul 02 22:25:55 2010 +0000
  38. 4260372 powerpc/8xxx: Enabled address hashing for 85xx by york · Fri Jul 02 22:25:54 2010 +0000
  39. f4f93c6 powerpc/8xxx: Enable quad-rank DIMMs. by york · Fri Jul 02 22:25:53 2010 +0000
  40. 93799ca powerpc/8xxx: Fix bug in memctrl interleaving & bank interleaving on cs0~cs4 by york · Fri Jul 02 22:25:52 2010 +0000
  41. 8107926 fsl-ddr: Add extra cycle to turnaround times by Dave Liu · Tue Dec 08 11:56:48 2009 +0800
  42. 88fbf93 Move arch/ppc to arch/powerpc by Stefan Roese · Thu Apr 15 16:07:28 2010 +0200[Renamed from arch/ppc/cpu/mpc8xxx/ddr/ctrl_regs.c]
  43. 29514c7 ppc: Move cpu/$CPU to arch/ppc/cpu/$CPU by Peter Tyser · Mon Apr 12 22:28:09 2010 -0500[Renamed from cpu/mpc8xxx/ddr/ctrl_regs.c]
  44. 3525e1a fsl-ddr: Fix the turnaround timing for TIMING_CFG_4 by Dave Liu · Fri Mar 05 12:22:00 2010 +0800
  45. 625b268 fsl-ddr: setup ODT_RD_CFG & ODT_WR_CFG when we interleave by Dave Liu · Wed Dec 16 10:24:39 2009 -0600
  46. 2d0f125 fsl-ddr: add override for the Rtt_Wr by Dave Liu · Wed Dec 16 10:24:38 2009 -0600
  47. 64ee7df fsl-ddr: add the override for write leveling by Dave Liu · Wed Dec 16 10:24:37 2009 -0600
  48. c7d983a fsl-ddr: Fix power-down timing settings by Dave Liu · Wed Dec 16 10:24:36 2009 -0600
  49. 14f2eb1 ppc/8xxx: Misc DDR related fixes by Kumar Gala · Thu Sep 10 14:54:55 2009 -0500
  50. 24aa71a ppc/8xxx: Remove ddr_pd_cntl register since it doesn't exist by Kumar Gala · Tue Sep 01 22:01:54 2009 -0500
  51. 68ef4bd fsl-ddr: Fix handling of >4G of memory when !CONFIG_PHYS_64BIT by Kumar Gala · Thu Jun 11 23:42:35 2009 -0500
  52. 4be87b2 fsl-ddr: add the DDR3 SPD infrastructure by Dave Liu · Sat Mar 14 12:48:30 2009 +0800
  53. 82aa953 fsl-ddr: Fix two bugs in the ddr infrastructure by Dave Liu · Sat Mar 14 12:48:19 2009 +0800
  54. 2aad0ae fsl-ddr: make the self refresh idle threshold configurable by Dave Liu · Fri Nov 21 16:31:35 2008 +0800
  55. 4758d53 fsl-ddr: clean up the ddr code for DDR3 controller by Dave Liu · Fri Nov 21 16:31:29 2008 +0800
  56. 5c1bb51 fsl-ddr: update the bit mask for DDR3 controller by Dave Liu · Fri Nov 21 16:31:22 2008 +0800
  57. d90e040 Add debug information for DDR controller registers by Haiying Wang · Fri Oct 03 12:37:26 2008 -0400
  58. 272b596 Make DDR interleaving mode work correctly by Haiying Wang · Fri Oct 03 12:36:39 2008 -0400
  59. 35ad58d Fix compiler warning in mpc8xxx ddr code by Kumar Gala · Fri Sep 05 14:40:29 2008 -0500
  60. 124b082 FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code. by Kumar Gala · Tue Aug 26 15:01:29 2008 -0500