Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 5aeca6aa6376fb90955aaa0b95634392e5fd34fa / arch / riscv
  1. 0dd0659 Merge branch 'next' of https://source.denx.de/u-boot/custodians/u-boot-riscv into next by Tom Rini · Mon Dec 18 09:56:58 2023 -0500
  2. 08ccd54 Merge tag 'v2024.01-rc5' into next by Tom Rini · Mon Dec 18 08:31:50 2023 -0500
  3. 962c10a riscv: Add support for AMD/Xilinx MicroBlaze V by Michal Simek · Mon Nov 06 12:56:47 2023 +0100
  4. 9adf696 riscv: dts: jh7110: Add a gpio-restart node by Jaehoon Chung · Tue Oct 31 17:24:38 2023 +0900
  5. 1a5a8fc riscv: binman: fix the load field format by Randolph · Fri Nov 17 18:39:50 2023 +0800
  6. 922eec0 riscv: andes: Fix enable register settings of PLICSW by Yu Chien Peter Lin · Thu Nov 16 20:46:12 2023 +0800
  7. 0fe44f6 riscv: dts: jh7110: Add watchdog device tree node by Chanho Park · Mon Nov 06 08:13:17 2023 +0900
  8. 929c820 riscv: io.h: Fix signatures of reads/writes functions by Igor Prusov · Tue Nov 14 14:02:50 2023 +0300
  9. cde3882 riscv: io.h: Add defines for reads/writes functions by Igor Prusov · Tue Nov 14 14:02:49 2023 +0300
  10. 601941c riscv: dts: jh7110: Add rng device tree node by Chanho Park · Wed Nov 01 21:16:51 2023 +0900
  11. d1898ce riscv: import read/write_relaxed functions by Chanho Park · Wed Nov 01 21:16:48 2023 +0900
  12. 8bf50cd riscv: allow resume after exception by Heinrich Schuchardt · Tue Oct 31 14:55:51 2023 +0200
  13. a23ab3d riscv: cpu: jh7110: Add gpio helper macros by Chanho Park · Tue Oct 31 17:55:59 2023 +0900
  14. ac1c3d0 riscv: Weakly define invalidate_icache_range() by Samuel Holland · Tue Oct 31 00:37:20 2023 -0500
  15. 6c6315e riscv: Align the trap handler to 64 bytes by Samuel Holland · Tue Oct 31 00:35:41 2023 -0500
  16. bd6a54c riscv: Sort target configs alphabetically by Samuel Holland · Tue Oct 31 00:32:12 2023 -0500
  17. 9fcbdd4 Kconfig: Remove all default n/no options by Michal Simek · Wed Oct 25 09:25:37 2023 +0200
  18. b6b9900 riscv: Remove common.h usage by Tom Rini · Thu Oct 12 19:03:59 2023 -0400
  19. 4ac36bb sunxi: dts: arm: add T113s/D1 DT files from Linux-v6.6-rc6 by Andre Przywara · Thu Oct 19 15:45:32 2023 +0100
  20. 60814cb riscv: Add Zbb support for building U-Boot by Yu Chien Peter Lin · Wed Aug 09 18:49:30 2023 +0800
  21. 9d17cdb riscv: dts: binman: add condition for opensbi os boot by Randolph · Thu Oct 12 14:35:05 2023 +0800
  22. b1bc7a7 riscv: kconfig: introduce SPL_LOAD_FIT_OPENSBI_OS_BOOT symbol by Randolph · Thu Oct 12 14:35:04 2023 +0800
  23. 1a9a7a9 riscv: andes: Rearrange Andes PLICSW to single-bit-per-hart strategy by Randolph · Thu Oct 12 13:35:34 2023 +0800
  24. 5a3b018 riscv: binman: Fix compilation error by Mayuresh Chitale · Wed Oct 11 21:00:20 2023 +0530
  25. 3b1bcfb riscv: remove dram_init_banksize() by Heinrich Schuchardt · Tue Sep 26 09:16:34 2023 +0200
  26. ac5e68f riscv: andesv5: Prefer using the generic RISC-V timer driver in S-mode by Yu Chien Peter Lin · Fri Sep 29 12:03:07 2023 +0800
  27. 6c9c5ba configs: andes: add vender prefix for target name by Randolph · Mon Sep 25 17:24:51 2023 +0800
  28. 20964b6 riscv: enable CONFIG_DEBUG_UART by default by Heinrich Schuchardt · Sat Sep 23 01:35:26 2023 +0200
  29. 19f6361 riscv: bootstage: correct bootstage_report guard by Chanho Park · Wed Sep 06 14:18:12 2023 +0900
  30. b29a747 Merge branch 'next' by Tom Rini · Mon Oct 02 10:55:44 2023 -0400
  31. 03a885b riscv: set fdtfile on VisionFive 2 by Heinrich Schuchardt · Thu Sep 07 13:21:28 2023 +0200
  32. bdd5f81 common: Drop linux/printk.h from common header by Simon Glass · Thu Sep 14 18:21:46 2023 -0600
  33. 9b38810 Record the position of the SMBIOS tables by Simon Glass · Tue Sep 19 21:00:15 2023 -0600
  34. b112ed5 riscv: dts: starfive: generate u-boot-spl.bin.normal.out by Heinrich Schuchardt · Sun Sep 17 13:47:31 2023 +0200
  35. 329cd57 riscv: set fdtfile on VisionFive 2 by Heinrich Schuchardt · Thu Sep 07 13:21:28 2023 +0200
  36. c32177d riscv: Correct event usage for riscv_cpu_probe/setup by Tom Rini · Mon Sep 04 15:06:35 2023 -0400
  37. f4d52f6 riscv: Rework riscv_cpu_probe for current event macros by Tom Rini · Mon Sep 04 15:06:34 2023 -0400
  38. a7289b6 risc-v: implement DBCN write byte by Heinrich Schuchardt · Mon Sep 04 13:24:03 2023 +0200
  39. 85621526 riscv: cpu: jh7110: Imply SPL_SYS_MALLOC_CLEAR_ON_INIT by Shengyu Qu · Fri Aug 25 00:25:20 2023 +0800
  40. 42fa87e riscv: jh7110: enable riscv,timer in the device tree by Torsten Duwe · Mon Aug 14 18:05:33 2023 +0200
  41. 69dea21 Merge tag 'v2023.10-rc4' into next by Tom Rini · Mon Sep 04 10:51:58 2023 -0400
  42. b8357c1 event: Convert existing spy records to simple by Simon Glass · Mon Aug 21 21:16:56 2023 -0600
  43. 7ca0dc0 riscv: cpu: make riscv_cpu_probe to EVT_DM_POST_INIT_R callback by Chanho Park · Fri Aug 18 14:11:03 2023 +0900
  44. 51a9aac common: return type board_get_usable_ram_top by Heinrich Schuchardt · Sat Aug 12 20:16:58 2023 +0200
  45. ac4bf43 riscv: cpu: jh7110: Select SPL_ZERO_MEM_BEFORE_USE by Shengyu Qu · Wed Aug 09 21:11:33 2023 +0800
  46. 62b89a1 riscv: Add SPL_ZERO_MEM_BEFORE_USE implementation by Shengyu Qu · Wed Aug 09 21:11:32 2023 +0800
  47. d1a3254 riscv: Kconfig: Add SPL_ZERO_MEM_BEFORE_USE by Shengyu Qu · Wed Aug 09 21:11:31 2023 +0800
  48. 8fe34ac riscv: starfive: Add SYS_CACHE_SHIFT_6 to enable SYS_CACHELINE_SIZE by Minda Chen · Mon Aug 07 16:53:37 2023 +0800
  49. 021faf7 riscv: dts: starfive: Enable pcie0 dts node by Minda Chen · Mon Aug 07 16:53:36 2023 +0800
  50. 70884d7 cmd/sbi: display new extensions by Heinrich Schuchardt · Wed Aug 02 22:39:46 2023 +0200
  51. 4cf9986 acpi: Add missing RISC-V acpi_table header by Heinrich Schuchardt · Wed Jul 26 08:05:13 2023 +0200
  52. 23dfd81 riscv: dts: starfive: Enable PCIe host controller by Mason Huo · Tue Jul 25 17:46:50 2023 +0800
  53. 026a932 riscv: define a cache line size for the generic CPU by Heinrich Schuchardt · Fri Jul 21 18:01:18 2023 +0200
  54. 1345c9e riscv: dts: jh7110: Add clock source from PLL by Xingyu Wu · Fri Jul 07 18:50:09 2023 +0800
  55. 7ae81bb riscv: dts: jh7110: Add PLL clock controller node by Xingyu Wu · Fri Jul 07 18:50:08 2023 +0800
  56. 0cbd55b riscv: setup per-hart stack earlier by Bo Gan · Sun Jun 11 16:54:17 2023 -0700
  57. e3a02bd riscv: dts: t-head: Add basic device tree for Sipeed Lichee PI 4A board by Yixun Lan · Sat Jul 08 19:24:33 2023 +0800
  58. 5dfa901 riscv: t-head: licheepi4a: initial support added by Yixun Lan · Sat Jul 08 19:24:32 2023 +0800
  59. b5f0372 riscv: Rename SiFive CLINT to RISC-V ALINT by Bin Meng · Wed Jun 21 23:11:46 2023 +0800
  60. 08b8d26 riscv: clint: Update the sifive clint ipi driver to support aclint by Bin Meng · Wed Jun 21 23:11:45 2023 +0800
  61. f69a512 ram: starfive: Read memory size information from EEPROM by Yanhong Wang · Thu Jun 15 17:36:51 2023 +0800
  62. d426942 riscv: dts: starfive: Add support eeprom device tree node by Yanhong Wang · Thu Jun 15 17:36:49 2023 +0800
  63. 39331e4 eeprom: starfive: Enable ID EEPROM configuration by Yanhong Wang · Thu Jun 15 17:36:48 2023 +0800
  64. 438ab1e riscv: dts: jh7110: Combine the board device tree files of 1.2A and 1.3B by Yanhong Wang · Thu Jun 15 17:36:45 2023 +0800
  65. 7f63bd9 riscv: dts: jh7110: Add ethernet device tree nodes by Yanhong Wang · Thu Jun 15 17:36:44 2023 +0800
  66. c99c384 riscv: andes_plicsw: Fix IPI during OpenSBI invocation by Yu Chien Peter Lin · Tue Jul 04 19:13:20 2023 +0800
  67. 3978599 riscv: dts: sync mpfs-icicle devicetree with linux by Conor Dooley · Thu Jun 15 11:12:43 2023 +0100
  68. 75809d9 riscv: dts: drop microchip from dts filenames by Conor Dooley · Thu Jun 15 11:12:42 2023 +0100
  69. ad168d6 riscv: define test_and_{set,clear}_bit in asm/bitops.h by Ben Dooks · Fri May 05 09:02:07 2023 +0100
  70. 0cd077d riscv: implement local_irq_{save,restore} macros by Ben Dooks · Fri May 05 09:02:06 2023 +0100
  71. 17f6b11 riscv: add generic link for <asm/atomic.h> by Ben Dooks · Fri May 05 09:02:05 2023 +0100
  72. cd464d1 cmd/sbi: display new extensions by Heinrich Schuchardt · Wed Apr 12 10:38:16 2023 +0200
  73. 4a4ebe3 Merge tag 'v2023.07-rc6' into next by Tom Rini · Wed Jul 05 11:28:55 2023 -0400
  74. 50e7d71 riscv: Fix alignment of RELA sections in the linker scripts by Bin Meng · Tue Jun 27 09:24:56 2023 +0800
  75. bd05090 common: spl: Add spl NVMe boot support by Mayuresh Chitale · Sat Jun 03 19:32:56 2023 +0530
  76. 8c6b5f7 Merge tag v2023.07-rc4 into next by Tom Rini · Mon Jun 12 14:55:33 2023 -0400
  77. e6618f4 include: Remove unused header files by Tom Rini · Tue May 16 12:34:47 2023 -0400
  78. 9307401 dm: Emit the arch_cpu_init_dm() even only before relocation by Simon Glass · Thu May 04 16:50:45 2023 -0600
  79. b1d2436 riscv: Support CONFIG_REMAKE_ELF by Samuel Holland · Mon Feb 20 00:02:39 2023 -0600
  80. 4478727 riscv: Update alignment for some sections in linker scripts by Bin Meng · Thu Apr 13 14:20:08 2023 +0800
  81. 604a0c5 riscv: spl: Remove relocation sections by Bin Meng · Thu Apr 13 14:20:07 2023 +0800
  82. 8615b1d riscv: Avoid updating the link register by Bin Meng · Thu Apr 13 14:20:06 2023 +0800
  83. 63d0fe4 riscv: Change to use positive offset to access relocation entries by Bin Meng · Thu Apr 13 14:20:05 2023 +0800
  84. 73449c9 riscv: Optimize loading relocation type by Bin Meng · Thu Apr 13 14:20:01 2023 +0800
  85. 3ccd29e riscv: Optimize source end address calculation in start.S by Bin Meng · Thu Apr 13 14:20:00 2023 +0800
  86. 722618e riscv: Enforce DWARF4 output by Bin Meng · Fri Apr 07 13:44:59 2023 +0800
  87. b5399d9 riscv: Correct a comment in io.h by Bin Meng · Mon Apr 03 11:37:32 2023 +0800
  88. 5efc934 riscv: dts: jh7110: Add initial StarFive VisionFive v2 board device tree by Yanhong Wang · Wed Mar 29 11:42:23 2023 +0800
  89. 94817bf riscv: dts: jh7110: Add initial u-boot device tree by Yanhong Wang · Wed Mar 29 11:42:22 2023 +0800
  90. 96c3eb72 riscv: dts: jh7110: Add initial StarFive JH7110 device tree by Yanhong Wang · Wed Mar 29 11:42:21 2023 +0800
  91. 3867879 board: starfive: Add TARGET_STARFIVE_VISIONFIVE2 to Kconfig by Yanhong Wang · Wed Mar 29 11:42:20 2023 +0800
  92. 5203a63 riscv: cpu: jh7110: Add Kconfig for StarFive JH7110 SoC by Yanhong Wang · Wed Mar 29 11:42:18 2023 +0800
  93. e28ec34 riscv: cpu: jh7110: Add support for jh7110 SoC by Yanhong Wang · Wed Mar 29 11:42:08 2023 +0800
  94. c34de68 riscv: semihosting: replace inline assembly with assembly file by Andre Przywara · Tue Feb 07 15:21:05 2023 +0000
  95. 1c0b887 Merge tag 'v2023.04-rc3' into next by Tom Rini · Mon Feb 27 17:28:21 2023 -0500
  96. ddcdd94 riscv: binman: Add help message for missing blobs by Rick Chen · Fri Feb 17 16:57:01 2023 +0800
  97. 249ce73 riscv: Rename Andes cpu and board names by Leo Yu-Chi Liang · Tue Feb 14 20:42:49 2023 +0800
  98. e440ed4 configs: ae350: Enable v5l2 cache for AE350 platforms in SPL by Yu Chien Peter Lin · Mon Feb 06 16:10:50 2023 +0800
  99. b2ccd1c riscv: ax25: cache.c: Cleanups to L1/L2 cache function used in SPL by Yu Chien Peter Lin · Mon Feb 06 16:10:49 2023 +0800
  100. 5cc6b3f riscv: ae350: dts: Update L2 cache compatible string by Yu Chien Peter Lin · Mon Feb 06 16:10:48 2023 +0800