Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
0e9265c798a70e89757a4b27ae7d95e55ca64196
/
drivers
/
clk
ba024e6
clk: Add support for Arm's Versatile Express OSC clock generators
by Liviu Dudau
· Mon Sep 17 17:50:00 2018 +0100
2dc9eba
Merge git://git.denx.de/u-boot-marvell
by Tom Rini
· Wed Sep 19 20:35:05 2018 -0400
7bafd04
clk: armada-37xx-periph: Support changing clock parent and rate
by Marek Behún
· Fri Aug 17 12:58:52 2018 +0200
7cab147
clk: Add MPC83xx clock driver
by Mario Six
· Mon Aug 06 10:23:36 2018 +0200
1530e35
clk: Introduce TI System Control Interface (TI SCI) clock driver
by Andreas Dannenberg
· Mon Aug 27 15:57:43 2018 +0530
07f2477
clk: clk_meson: Add mux and div support for reparent and rate setting
by Neil Armstrong
· Mon Aug 06 14:49:20 2018 +0200
1586fbd
Merge branch 'master' of git://git.denx.de/u-boot-sunxi
by Tom Rini
· Mon Aug 20 13:41:56 2018 -0400
536a61c
Merge branch 'master' of git://git.denx.de/u-boot-socfpga
by Tom Rini
· Fri Aug 17 07:24:34 2018 -0400
3f9d735
clk: socfpga: Add initial Arria10 clock driver
by Marek Vasut
· Tue Jul 31 17:58:07 2018 +0200
7f9e879
clk: at91: utmi: add timeout for utmi lock
by Eugen Hristev
· Fri Aug 03 12:10:49 2018 +0300
9d2787c
clk: Kconfig: Ascending order to sub directiory kconfigs
by Jagan Teki
· Mon Jul 30 18:26:18 2018 +0530
f3cc631
clk: clk_set_default: accept no-op skip fields
by Neil Armstrong
· Thu Jul 26 15:19:32 2018 +0200
1119271
clk: add clk_valid()
by Fabrice Gasnier
· Tue Jul 24 16:31:28 2018 +0200
80cb568
stm32mp1: clk: support digital bypass
by Patrick Delaunay
· Mon Jul 16 10:41:46 2018 +0200
201f0d5
stm32mp1: clk: add ADC clock gating
by Patrick Delaunay
· Mon Jul 16 10:41:45 2018 +0200
effe2b4
stm32mp1: clk: update Ethernet clock gating
by Patrick Delaunay
· Mon Jul 16 10:41:44 2018 +0200
8314d2c
stm32mp1: clk: add LDTC and DSI clock support
by Patrick Delaunay
· Mon Jul 16 10:41:43 2018 +0200
5327d37
stm32mp1: clk: add common function pll_get_fvco
by Patrick Delaunay
· Mon Jul 16 10:41:42 2018 +0200
a7c0fd6
stm32mp1: clk: define RCC_PLLNCFGR2_SHIFT macro
by Patrick Delaunay
· Mon Jul 16 10:41:41 2018 +0200
b139a5b
misc: stm32: Add STM32MP1 support
by Patrick Delaunay
· Mon Jul 09 15:17:20 2018 +0200
488f0e7
clk: zynqmp: Fixed the same if/else part error reported by coverity
by Vipul Kumar
· Wed Jun 27 10:44:45 2018 +0530
91a8513
clk: Add Actions Semi OWL clock support
by Manivannan Sadhasivam
· Thu Jun 14 23:38:35 2018 +0530
b67bfaf
clk: add Amlogic meson clock driver
by Beniamino Galvani
· Thu Jun 14 13:43:39 2018 +0200
2447b74
clk: rmobile: Add R8A77995 RPC clock
by Marek Vasut
· Thu Jun 14 05:26:31 2018 +0200
69be062
clk: rmobile: Add R8A77990 RPC clock
by Marek Vasut
· Wed Jun 13 21:25:24 2018 +0200
2467224
Merge branch 'master' of git://git.denx.de/u-boot-sh
by Tom Rini
· Fri Jun 01 21:10:18 2018 -0400
df3bf64
clk: bcm6345: convert to use live dt
by Álvaro Fernández Rojas
· Thu Mar 22 19:39:30 2018 +0100
a6b456d
clk: renesas: Add R8A77990 E3 clock tables
by Marek Vasut
· Thu Apr 26 10:19:03 2018 +0200
69459b2
clk: renesas: Add PE clock handling
by Marek Vasut
· Thu May 31 19:47:42 2018 +0200
52389f0
clk: renesas: Add PLL1 and PLL3 dividers
by Marek Vasut
· Thu May 31 19:25:41 2018 +0200
7571ac4
clk: renesas: Pass clock rate around as 64bit number internally
by Marek Vasut
· Thu May 31 19:06:02 2018 +0200
31de3d8
clk: renesas: Fix swapped arguments in debug message
by Marek Vasut
· Thu May 31 18:56:35 2018 +0200
217f8fc
clk: at91: clk-h32mx: replace dm_warn with dev_dbg
by Eugen Hristev
· Wed May 09 10:58:30 2018 +0300
d2d191d
rockchip: clk: rk3288: handle clk_enable requests for GMAC
by Jonathan Gray
· Tue May 08 19:49:05 2018 +1000
d8e6942
clk: armada-37xx: Support soc_clk_dump
by Marek Behún
· Tue Apr 24 17:21:27 2018 +0200
61d74e8
driver: clk: Add support for clocks on Armada 37xx
by Marek Behún
· Tue Apr 24 17:21:25 2018 +0200
a3c0706
clk: Add ICS8N3QV01 driver
by Mario Six
· Fri Apr 27 14:53:15 2018 +0200
4cb3b53
clk: stm32mp1: Add VREF clock gating
by Fabrice Gasnier
· Thu Apr 26 17:00:47 2018 +0200
7264aae
clk: clk_stm32f: Use PLLSAIP as USB 48MHz clock
by Patrice Chotard
· Wed Apr 11 17:07:45 2018 +0200
8b0c8a1
SPDX: Convert all of our multiple license tags to Linux Kernel style
by Tom Rini
· Sun May 06 18:27:01 2018 -0400
10e4779
SPDX: Convert all of our single license tags to Linux Kernel style
by Tom Rini
· Sun May 06 17:58:06 2018 -0400
031f404
clk: renesas: Drop USB extal from the R8A7792 clock driver
by Marek Vasut
· Wed May 02 10:48:15 2018 +0200
bdfb5c4
Remove unnecessary instances of DECLARE_GLOBAL_DATA_PTR
by Tom Rini
· Wed Apr 18 13:50:47 2018 -0400
216cccb
rockchip: rv1108: add ofdata_to_platdata() method for driver
by Kever Yang
· Tue Apr 24 11:27:08 2018 +0800
481cbed
rockchip: rk3128: add ofdata_to_platdata() method for driver
by Kever Yang
· Tue Apr 24 11:27:07 2018 +0800
1e05ff1
rockchip: rk3036: add ofdata_to_platdata() method for driver
by Kever Yang
· Tue Apr 24 11:27:06 2018 +0800
83d71f9
rockchip: clk: rk3288: add clk_enable function and support USB HOST0/HSIC
by Wadim Egorov
· Mon Mar 19 16:39:29 2018 +0100
033d080
clk: uniphier: disable SPL_CLK
by Masahiro Yamada
· Fri Apr 20 18:14:27 2018 +0900
dada109
clk: renesas: Minor clean up of the R8A7794 clock driver
by Marek Vasut
· Sat Apr 21 16:35:49 2018 +0200
f5ff753
clk: renesas: Minor clean up of the R8A7792 clock driver
by Marek Vasut
· Sat Apr 21 16:36:54 2018 +0200
992e12a
Merge git://git.denx.de/u-boot-uniphier
by Tom Rini
· Wed Apr 18 16:24:26 2018 -0400
cb2f1d9
clk: uniphier: add ethernet clock control support
by Kunihiko Hayashi
· Wed Apr 18 10:05:33 2018 +0900
52b26d9
clk: fix clk_get_bulk when phandle error
by Neil Armstrong
· Tue Apr 17 11:30:31 2018 +0200
f40c4cf
clk: renesas: Minor clean up of the R8A7790 clock driver
by Marek Vasut
· Thu Apr 12 15:23:46 2018 +0200
567a38b
clk: add sandbox test for bulk API
by Neil Armstrong
· Tue Apr 03 11:44:19 2018 +0200
8a275a0
clk: Add get/enable/disable/release for a bulk of clocks
by Neil Armstrong
· Tue Apr 03 11:44:18 2018 +0200
d260ac7
clk: zynqmp: Add new compatible string for clock driver
by Michal Simek
· Wed Feb 21 13:59:21 2018 +0100
bf7d944
clock: stm32mp1: add stgen clock source change support
by Patrick Delaunay
· Tue Mar 20 11:41:25 2018 +0100
67df61f
rockchip: clk: rk3188: update dpll settings to make EMAC work
by Alexander Kochetkov
· Mon Feb 26 14:27:38 2018 +0300
c35e5f6
arm64: zynqmp: Print the value of pl clocks and wdt clock using clk dump
by Vipul Kumar
· Wed Mar 07 14:52:44 2018 +0530
324212d
clk: zynq: Show watchdog clock rate properly
by Michal Simek
· Wed Feb 21 15:06:20 2018 +0100
f11398e
clk: stm32mp1: add clock tree initialization
by Patrick Delaunay
· Mon Mar 12 10:46:16 2018 +0100
e6ab627
clk: add driver for stm32mp1
by Patrick Delaunay
· Mon Mar 12 10:46:15 2018 +0100
512898b
clk: at91: clk-system: add set/get_rate operations
by Wenyou Yang
· Fri Feb 09 11:34:52 2018 +0800
ae5ed18
clk: at91: add PLLADIV driver
by Wenyou Yang
· Fri Feb 09 11:34:51 2018 +0800
22cb237
clk: at91: add USB Host clock driver
by Wenyou Yang
· Fri Feb 09 11:34:50 2018 +0800
e199c3a
clk: clk_stm32f: Add DSI clock support
by Patrice Chotard
· Thu Feb 08 17:20:51 2018 +0100
2cd1ed1
clk: clk_stm32f: Add set_rate for LTDC clock
by Patrice Chotard
· Thu Feb 08 17:20:50 2018 +0100
ff7b11e
clk: clk_stm32f: Configure SAI PLL to generate LTDC pixel clock
by Patrice Chotard
· Thu Feb 08 17:20:49 2018 +0100
8aca2d1
clk: clk_stm32f: Rework SDMMC stm32_clk_get_rate() part
by Patrice Chotard
· Thu Feb 08 17:20:48 2018 +0100
cb15d28
clk: clk_stm32f: No more need of 48Mhz from PLL_SAI
by Patrice Chotard
· Thu Feb 08 17:20:47 2018 +0100
9490aca
clk: clk_stm32f: Fix RCC_PLLSAICFGR mask defines
by Patrice Chotard
· Thu Feb 08 17:20:46 2018 +0100
81d7765
clk: clk_stm32f: Fix stm32_clk_get_rate()
by Patrice Chotard
· Thu Feb 08 17:20:45 2018 +0100
0c15676
board: stm32: switch to DM STM32 timer
by Patrice Chotard
· Wed Feb 07 10:44:50 2018 +0100
78df577
clk: clk_stm32h7: Fix prescaler for Domain 3
by Patrice Chotard
· Wed Feb 07 10:44:48 2018 +0100
5301635
clk: clk_stm32h7: Fix stm32_clk_get_rate() for timer
by Patrice Chotard
· Wed Feb 07 10:44:47 2018 +0100
ef77287
clk: clk_stm32f: Fix stm32_clk_get_rate() for timer
by Patrice Chotard
· Wed Feb 07 10:44:46 2018 +0100
a70fe32
rockchip: clk: rk1108: convert to use live dt
by Kever Yang
· Sun Feb 11 11:53:10 2018 +0800
bb870a5
rockchip: clk: rk3328: convert to use live dt
by Kever Yang
· Sun Feb 11 11:53:09 2018 +0800
08ffa44
rockchip: clk: rk3288: convert to use live dt
by Kever Yang
· Sun Feb 11 11:53:08 2018 +0800
1a10d2e
rockchip: clk: rk322x: convert to use live dt
by Kever Yang
· Sun Feb 11 11:53:07 2018 +0800
85be807
rockchip: clk: rk3188: convert to use live dt
by Kever Yang
· Sun Feb 11 11:53:06 2018 +0800
d7d162c
rockchip: clk: rk3036: convert to use live dt
by Kever Yang
· Sun Feb 11 11:53:05 2018 +0800
284e94c
clk: renesas: Add R8A77965 M3N entries
by Marek Vasut
· Mon Feb 26 10:35:15 2018 +0100
932908c
rockchip: clk: rk3399: handle set_rate/get_rate for PLL_PPLL
by Philipp Tomsich
· Fri Feb 23 17:36:41 2018 +0100
9ffb695
rockchip: clk: rk3368: handle clk_enable requests for GMAC
by Philipp Tomsich
· Fri Feb 16 16:07:25 2018 +0100
0b3cd54
rockchip: clk: rk3399: handle clk_enable requests for GMAC
by Philipp Tomsich
· Fri Feb 16 16:07:24 2018 +0100
414dbbe
clk: rmobile: Assure SD-IF clock are configured correctly
by Marek Vasut
· Thu Jan 11 16:28:31 2018 +0100
24e8578
clk: clk_stm32: Add .set_rate callback
by Patrice Chotard
· Mon Jan 29 18:14:14 2018 +0100
0039d71
Merge git://git.denx.de/u-boot-rockchip
by Tom Rini
· Sun Jan 28 13:56:19 2018 -0500
6dd2fb4
rockchip: clk: guard set_parent implementations against OF_PLATDATA
by Philipp Tomsich
· Thu Jan 25 15:27:10 2018 +0100
e72793d
clk: rockchip: clk_rk3368: Implement "assign-clock-parent"
by David Wu
· Sat Jan 13 14:07:04 2018 +0800
879d2fb
clk: rockchip: clk_rk3288: Implement "assign-clock-parent" and "assign-clock-rate"
by David Wu
· Sat Jan 13 14:06:33 2018 +0800
0bfebea
clk: rockchip: Add rk322x gamc clock support
by David Wu
· Sat Jan 13 14:05:12 2018 +0800
f01c581
clk: rockchip: Add rk3328 gamc clock support
by David Wu
· Sat Jan 13 14:02:36 2018 +0800
2d20a63
rockchip: clk: rk3399: accept all assigned-clocks from the 'cru'-node
by Philipp Tomsich
· Mon Jan 08 14:00:27 2018 +0100
9cf03b0
clk: implement clk_set_defaults()
by Philipp Tomsich
· Mon Jan 08 13:59:18 2018 +0100
f4ba6ed
rockchip: clk: rk3399: implement set_parent() operation
by Philipp Tomsich
· Mon Jan 08 13:11:01 2018 +0100
f760434
clk: refactor clk_get_by_index() into clk_get_by_indexed_prop()
by Philipp Tomsich
· Mon Jan 08 11:18:18 2018 +0100
f8e02b2
clk: add clk_set_parent()
by Philipp Tomsich
· Mon Jan 08 11:15:08 2018 +0100
Next »