blob: 14e06fb87bb713ab9224bb22234001007c29aa12 [file] [log] [blame]
wdenk64519362004-07-11 17:40:54 +00001/*
Wolfgang Denkecb2e372014-10-24 15:33:43 +02002 * (C) Copyright 2003-2014
wdenk64519362004-07-11 17:40:54 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
Wolfgang Denkc98368a2006-07-19 17:52:30 +02005 * (C) Copyright 2004-2006
wdenk64519362004-07-11 17:40:54 +00006 * Martin Krause, TQ-Systems GmbH, martin.krause@tqs.de
7 *
Wolfgang Denkbd8ec7e2013-10-07 13:07:26 +02008 * SPDX-License-Identifier: GPL-2.0+
wdenk64519362004-07-11 17:40:54 +00009 */
10
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
wdenk64519362004-07-11 17:40:54 +000014/*
15 * High Level Configuration Options
16 * (easy to change)
17 */
18
Masahiro Yamada608ed2c2014-01-16 11:03:07 +090019#define CONFIG_MPC5200 1 /* This is an MPC5200 CPU */
Wolfgang Denk99753142006-07-21 11:16:34 +020020#define CONFIG_TQM5200 1 /* ... on TQM5200 module */
21#undef CONFIG_TQM5200_REV100 /* define for revision 100 modules */
Wolfgang Denkecb2e372014-10-24 15:33:43 +020022#define CONFIG_DISPLAY_BOARDINFO
wdenk64519362004-07-11 17:40:54 +000023
Wolfgang Denk291ba1b2010-10-06 09:05:45 +020024/*
25 * Valid values for CONFIG_SYS_TEXT_BASE are:
26 * 0xFC000000 boot low (standard configuration with room for
27 * max 64 MByte Flash ROM)
28 * 0xFFF00000 boot high (for a backup copy of U-Boot)
29 * 0x00100000 boot from RAM (for testing only)
30 */
31#ifndef CONFIG_SYS_TEXT_BASE
32#define CONFIG_SYS_TEXT_BASE 0xFC000000
33#endif
34
Wolfgang Denk9018bc92006-08-18 23:27:33 +020035/* On a Cameron or on a FO300 board or ... */
Heiko Schocher1ae91442010-12-04 08:34:04 +010036#if !defined(CONFIG_CAM5200) && !defined(CONFIG_CHARON) \
37 && !defined(CONFIG_FO300)
Wolfgang Denk99753142006-07-21 11:16:34 +020038#define CONFIG_STK52XX 1 /* ... on a STK52XX board */
39#endif
40
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020041#define CONFIG_SYS_MPC5XXX_CLKIN 33000000 /* ... running at 33.000000MHz */
wdenk64519362004-07-11 17:40:54 +000042
Becky Bruce03ea1be2008-05-08 19:02:12 -050043#define CONFIG_HIGH_BATS 1 /* High BATs supported */
44
wdenk64519362004-07-11 17:40:54 +000045/*
46 * Serial console configuration
47 */
Wolfgang Denk99753142006-07-21 11:16:34 +020048#define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
49#define CONFIG_BAUDRATE 115200 /* ... at 115200 bps */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020050#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
Axel Beierlein61177792008-08-16 00:30:48 +020051#define CONFIG_BOOTCOUNT_LIMIT 1
wdenk64519362004-07-11 17:40:54 +000052
Marian Balakowiczbcb0cca2006-08-18 19:14:46 +020053#ifdef CONFIG_FO300
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020054#define CONFIG_SYS_DEVICE_NULLDEV 1 /* enable null device */
Marian Balakowiczbcb0cca2006-08-18 19:14:46 +020055#define CONFIG_SILENT_CONSOLE 1 /* enable silent startup */
56#define CONFIG_BOARD_EARLY_INIT_F 1 /* used to detect S1 switch position */
Bartlomiej Sieka9d47ad42006-08-22 10:38:18 +020057#define CONFIG_USB_BIN_FIXUP 1 /* for a buggy USB device */
Marian Balakowiczbcb0cca2006-08-18 19:14:46 +020058#if 0
59#define FO300_SILENT_CONSOLE_WHEN_S1_CLOSED 1 /* silent console on PSC1 when S1 */
60 /* switch is closed */
61#endif
62
63#undef FO300_SILENT_CONSOLE_WHEN_S1_CLOSED /* silent console on PSC1 when S1 */
64 /* switch is open */
Wolfgang Denk9018bc92006-08-18 23:27:33 +020065#endif /* CONFIG_FO300 */
Marian Balakowiczbcb0cca2006-08-18 19:14:46 +020066
Heiko Schocher1ae91442010-12-04 08:34:04 +010067#if defined(CONFIG_CHARON) || defined(CONFIG_STK52XX)
wdenkdc130442004-12-12 22:06:17 +000068#define CONFIG_PS2KBD /* AT-PS/2 Keyboard */
69#define CONFIG_PS2MULT /* .. on PS/2 Multiplexer */
70#define CONFIG_PS2SERIAL 6 /* .. on PSC6 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020071#define CONFIG_PS2MULT_DELAY (CONFIG_SYS_HZ/2) /* Initial delay */
wdenkdc130442004-12-12 22:06:17 +000072#define CONFIG_BOARD_EARLY_INIT_R
73#endif /* CONFIG_STK52XX */
wdenk64519362004-07-11 17:40:54 +000074
wdenk64519362004-07-11 17:40:54 +000075/*
76 * PCI Mapping:
77 * 0x40000000 - 0x4fffffff - PCI Memory
78 * 0x50000000 - 0x50ffffff - PCI IO Space
79 */
Heiko Schocher1ae91442010-12-04 08:34:04 +010080#if defined(CONFIG_CHARON) || defined(CONFIG_STK52XX)
wdenkdc130442004-12-12 22:06:17 +000081#define CONFIG_PCI 1
wdenk64519362004-07-11 17:40:54 +000082#define CONFIG_PCI_PNP 1
wdenk79cf7572004-08-28 21:09:14 +000083/* #define CONFIG_PCI_SCAN_SHOW 1 */
wdenk64519362004-07-11 17:40:54 +000084
85#define CONFIG_PCI_MEM_BUS 0x40000000
86#define CONFIG_PCI_MEM_PHYS CONFIG_PCI_MEM_BUS
87#define CONFIG_PCI_MEM_SIZE 0x10000000
88
89#define CONFIG_PCI_IO_BUS 0x50000000
90#define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS
91#define CONFIG_PCI_IO_SIZE 0x01000000
92
Wolfgang Denk3f2f9dd2006-06-16 16:11:34 +020093#define CONFIG_EEPRO100 1
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020094#define CONFIG_SYS_RX_ETH_BUFFER 8 /* use 8 rx buffer on eepro100 */
wdenk64519362004-07-11 17:40:54 +000095#define CONFIG_NS8382X 1
wdenk61c636e2005-03-31 18:42:15 +000096#endif /* CONFIG_STK52XX */
wdenk64519362004-07-11 17:40:54 +000097
wdenka5948882005-03-27 23:41:39 +000098/*
99 * Video console
100 */
Wolfgang Denk99753142006-07-21 11:16:34 +0200101#ifndef CONFIG_TQM5200S /* No graphics controller on TQM5200S */
wdenka5948882005-03-27 23:41:39 +0000102#define CONFIG_VIDEO
103#define CONFIG_VIDEO_SM501
104#define CONFIG_VIDEO_SM501_32BPP
105#define CONFIG_CFB_CONSOLE
106#define CONFIG_VIDEO_LOGO
Marian Balakowiczbcb0cca2006-08-18 19:14:46 +0200107
108#ifndef CONFIG_FO300
wdenka5948882005-03-27 23:41:39 +0000109#define CONFIG_CONSOLE_EXTRA_INFO
Marian Balakowiczbcb0cca2006-08-18 19:14:46 +0200110#else
111#define CONFIG_VIDEO_BMP_LOGO
112#endif
113
114#define CONFIG_VGA_AS_SINGLE_DEVICE
wdenka5948882005-03-27 23:41:39 +0000115#define CONFIG_VIDEO_SW_CURSOR
116#define CONFIG_SPLASH_SCREEN
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200117#define CONFIG_SYS_CONSOLE_IS_IN_ENV
Marian Balakowiczbcb0cca2006-08-18 19:14:46 +0200118#endif /* #ifndef CONFIG_TQM5200S */
wdenk64519362004-07-11 17:40:54 +0000119
wdenk64519362004-07-11 17:40:54 +0000120/* Partitions */
wdenk8d3d9ed2005-03-16 16:32:26 +0000121#define CONFIG_MAC_PARTITION
wdenk64519362004-07-11 17:40:54 +0000122#define CONFIG_DOS_PARTITION
wdenka5948882005-03-27 23:41:39 +0000123#define CONFIG_ISO_PARTITION
wdenk64519362004-07-11 17:40:54 +0000124
125/* USB */
Heiko Schocher1ae91442010-12-04 08:34:04 +0100126#if defined(CONFIG_CHARON) || defined(CONFIG_FO300) || \
127 defined(CONFIG_STK52XX)
Markus Klotzbuecher43c8b312006-11-27 11:44:58 +0100128#define CONFIG_USB_OHCI_NEW
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200129#define CONFIG_SYS_OHCI_BE_CONTROLLER
Markus Klotzbuecher661ffe52006-11-27 11:43:09 +0100130
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200131#undef CONFIG_SYS_USB_OHCI_BOARD_INIT
132#define CONFIG_SYS_USB_OHCI_CPU_INIT
133#define CONFIG_SYS_USB_OHCI_REGS_BASE MPC5XXX_USB
134#define CONFIG_SYS_USB_OHCI_SLOT_NAME "mpc5200"
135#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15
Markus Klotzbuecher661ffe52006-11-27 11:43:09 +0100136
wdenk64519362004-07-11 17:40:54 +0000137#endif
138
Wolfgang Denk641e3572006-07-22 01:20:03 +0200139#ifndef CONFIG_CAM5200
wdenk64519362004-07-11 17:40:54 +0000140/* POST support */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200141#define CONFIG_POST (CONFIG_SYS_POST_MEMORY | \
142 CONFIG_SYS_POST_CPU | \
143 CONFIG_SYS_POST_I2C)
Wolfgang Denk99753142006-07-21 11:16:34 +0200144#endif
wdenk64519362004-07-11 17:40:54 +0000145
146#ifdef CONFIG_POST
wdenk64519362004-07-11 17:40:54 +0000147/* preserve space for the post_word at end of on-chip SRAM */
148#define MPC5XXX_SRAM_POST_SIZE MPC5XXX_SRAM_SIZE-4
wdenk64519362004-07-11 17:40:54 +0000149#endif
150
wdenk64519362004-07-11 17:40:54 +0000151/*
Jon Loeligerbeb9ff42007-07-10 09:22:23 -0500152 * BOOTP options
153 */
154#define CONFIG_BOOTP_BOOTFILESIZE
155#define CONFIG_BOOTP_BOOTPATH
156#define CONFIG_BOOTP_GATEWAY
157#define CONFIG_BOOTP_HOSTNAME
158
wdenk64519362004-07-11 17:40:54 +0000159/*
Jon Loeligeredccb462007-07-04 22:30:50 -0500160 * Command line configuration.
wdenk64519362004-07-11 17:40:54 +0000161 */
Jon Loeligeredccb462007-07-04 22:30:50 -0500162#define CONFIG_CMD_DATE
Jon Loeligeredccb462007-07-04 22:30:50 -0500163#define CONFIG_CMD_EEPROM
Jon Loeligeredccb462007-07-04 22:30:50 -0500164#define CONFIG_CMD_JFFS2
Jon Loeligeredccb462007-07-04 22:30:50 -0500165#define CONFIG_CMD_REGINFO
Jon Loeligeredccb462007-07-04 22:30:50 -0500166#define CONFIG_CMD_BSP
wdenk64519362004-07-11 17:40:54 +0000167
Jon Loeligeredccb462007-07-04 22:30:50 -0500168#ifdef CONFIG_VIDEO
169 #define CONFIG_CMD_BMP
170#endif
171
172#ifdef CONFIG_PCI
Marian Balakowicz8e305522007-10-05 10:40:54 +0200173#define CONFIG_CMD_PCI
TsiChung Liew521f97b2008-03-30 01:19:06 -0500174#define CONFIG_PCIAUTO_SKIP_HOST_BRIDGE 1
Jon Loeligeredccb462007-07-04 22:30:50 -0500175#endif
176
Heiko Schocher1ae91442010-12-04 08:34:04 +0100177#if defined(CONFIG_CHARON) || defined(CONFIG_FO300) || \
178 defined(CONFIG_MINIFAP) || defined(CONFIG_STK52XX)
Jon Loeligeredccb462007-07-04 22:30:50 -0500179 #define CONFIG_CMD_IDE
Jon Loeligeredccb462007-07-04 22:30:50 -0500180#endif
181
Heiko Schocher1ae91442010-12-04 08:34:04 +0100182#if defined(CONFIG_CHARON) || defined(CONFIG_FO300) || \
183 defined(CONFIG_STK52XX)
Jon Loeligeredccb462007-07-04 22:30:50 -0500184 #define CONFIG_CFG_USB
185 #define CONFIG_CFG_FAT
186#endif
187
Jon Loeligerb5777d12007-07-08 17:02:01 -0500188#ifdef CONFIG_POST
189 #define CONFIG_CMD_DIAG
190#endif
191
wdenk99408ba2005-02-24 22:44:16 +0000192#define CONFIG_TIMESTAMP /* display image timestamps */
193
Wolfgang Denk0708bc62010-10-07 21:51:12 +0200194#if (CONFIG_SYS_TEXT_BASE != 0xFFF00000)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200195# define CONFIG_SYS_LOWBOOT 1 /* Boot low */
wdenk64519362004-07-11 17:40:54 +0000196#endif
197
198/*
199 * Autobooting
200 */
wdenk64519362004-07-11 17:40:54 +0000201
wdenk7dd13292004-07-11 20:04:51 +0000202#define CONFIG_PREBOOT "echo;" \
Wolfgang Denk7af96802006-07-26 10:33:37 +0200203 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
wdenk64519362004-07-11 17:40:54 +0000204 "echo"
205
206#undef CONFIG_BOOTARGS
207
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200208#if defined(CONFIG_TQM5200_B) && !defined(CONFIG_SYS_LOWBOOT)
Wolfgang Denk0129dcd2006-11-23 22:58:58 +0100209# define ENV_UPDT \
210 "update=protect off FFF00000 +${filesize};" \
211 "erase FFF00000 +${filesize};" \
Wolfgang Denk99753142006-07-21 11:16:34 +0200212 "cp.b 200000 FFF00000 ${filesize};" \
Wolfgang Denk0129dcd2006-11-23 22:58:58 +0100213 "protect on FFF00000 +${filesize}\0"
214#else /* default lowboot configuration */
Marian Balakowiczbcb0cca2006-08-18 19:14:46 +0200215# define ENV_UPDT \
Wolfgang Denk0129dcd2006-11-23 22:58:58 +0100216 "update=protect off FC000000 +${filesize};" \
217 "erase FC000000 +${filesize};" \
Marian Balakowiczbcb0cca2006-08-18 19:14:46 +0200218 "cp.b 200000 FC000000 ${filesize};" \
Wolfgang Denk0129dcd2006-11-23 22:58:58 +0100219 "protect on FC000000 +${filesize}\0"
220#endif
Wolfgang Denk99753142006-07-21 11:16:34 +0200221
Bartlomiej Sieka2b7cdc82007-09-13 16:33:59 +0200222#if defined(CONFIG_TQM5200)
Reinhard Thiesb31c0672007-01-10 14:41:14 +0100223#define CUSTOM_ENV_SETTINGS \
Bartlomiej Sieka2b7cdc82007-09-13 16:33:59 +0200224 "hostname=tqm5200\0" \
Reinhard Thiesb31c0672007-01-10 14:41:14 +0100225 "bootfile=/tftpboot/tqm5200/uImage\0" \
Bartlomiej Sieka7a432ce2007-06-08 14:52:22 +0200226 "fdt_file=/tftpboot/tqm5200/tqm5200.dtb\0" \
Reinhard Thiesb31c0672007-01-10 14:41:14 +0100227 "u-boot=/tftpboot/tqm5200/u-boot.bin\0"
Bartlomiej Sieka2b7cdc82007-09-13 16:33:59 +0200228#elif defined(CONFIG_CAM5200)
Wolfgang Denk70df7bc2007-06-22 23:59:00 +0200229#define CUSTOM_ENV_SETTINGS \
Reinhard Thiesb31c0672007-01-10 14:41:14 +0100230 "bootfile=cam5200/uImage\0" \
231 "u-boot=cam5200/u-boot.bin\0" \
Wolfgang Denk85c25df2009-04-01 23:34:12 +0200232 "setup=tftp 200000 cam5200/setup.img; source 200000\0"
Reinhard Thiesb31c0672007-01-10 14:41:14 +0100233#endif
234
Martin Krause913d8af2008-03-19 14:25:14 +0100235#if defined(CONFIG_TQM5200_B)
236#define ENV_FLASH_LAYOUT \
237 "fdt_addr=FC100000\0" \
238 "kernel_addr=FC140000\0" \
239 "ramdisk_addr=FC600000\0"
Heiko Schocher8e828162010-12-17 10:11:27 +0100240#elif defined(CONFIG_CHARON)
241#define ENV_FLASH_LAYOUT \
242 "fdt_addr=FDFC0000\0" \
243 "kernel_addr=FC0A0000\0" \
244 "ramdisk_addr=FC200000\0"
Martin Krause913d8af2008-03-19 14:25:14 +0100245#else /* !CONFIG_TQM5200_B */
246#define ENV_FLASH_LAYOUT \
247 "fdt_addr=FC0A0000\0" \
248 "kernel_addr=FC0C0000\0" \
249 "ramdisk_addr=FC300000\0"
250#endif
251
Wolfgang Denkc98368a2006-07-19 17:52:30 +0200252#define CONFIG_EXTRA_ENV_SETTINGS \
253 "netdev=eth0\0" \
Bartlomiej Sieka2b7cdc82007-09-13 16:33:59 +0200254 "console=ttyPSC0\0" \
Martin Krause913d8af2008-03-19 14:25:14 +0100255 ENV_FLASH_LAYOUT \
Bartlomiej Sieka5481a782007-10-25 17:20:01 +0200256 "kernel_addr_r=400000\0" \
257 "fdt_addr_r=600000\0" \
Wolfgang Denkc98368a2006-07-19 17:52:30 +0200258 "rootpath=/opt/eldk/ppc_6xx\0" \
259 "ramargs=setenv bootargs root=/dev/ram rw\0" \
260 "nfsargs=setenv bootargs root=/dev/nfs rw " \
261 "nfsroot=${serverip}:${rootpath}\0" \
262 "addip=setenv bootargs ${bootargs} " \
263 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
264 ":${hostname}:${netdev}:off panic=1\0" \
Wolfgang Denk99753142006-07-21 11:16:34 +0200265 "addcons=setenv bootargs ${bootargs} " \
Bartlomiej Sieka7a432ce2007-06-08 14:52:22 +0200266 "console=${console},${baudrate}\0" \
Heiko Schocher1ae91442010-12-04 08:34:04 +0100267 "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
268 "flash_self_old=sete console ttyS0; " \
269 "run ramargs addip addcons addmtd; " \
Wolfgang Denkc98368a2006-07-19 17:52:30 +0200270 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
Bartlomiej Sieka2b7cdc82007-09-13 16:33:59 +0200271 "flash_self=run ramargs addip addcons;" \
272 "bootm ${kernel_addr} ${ramdisk_addr} ${fdt_addr}\0" \
273 "flash_nfs_old=sete console ttyS0; run nfsargs addip addcons;" \
Wolfgang Denkc98368a2006-07-19 17:52:30 +0200274 "bootm ${kernel_addr}\0" \
Bartlomiej Sieka2b7cdc82007-09-13 16:33:59 +0200275 "flash_nfs=run nfsargs addip addcons;" \
Bartlomiej Sieka7a432ce2007-06-08 14:52:22 +0200276 "bootm ${kernel_addr} - ${fdt_addr}\0" \
Bartlomiej Sieka2b7cdc82007-09-13 16:33:59 +0200277 "net_nfs_old=tftp ${kernel_addr_r} ${bootfile};" \
278 "sete console ttyS0; run nfsargs addip addcons;bootm\0" \
279 "net_nfs=tftp ${kernel_addr_r} ${bootfile}; " \
280 "tftp ${fdt_addr_r} ${fdt_file}; " \
Heiko Schocher1ae91442010-12-04 08:34:04 +0100281 "run nfsargs addip addcons addmtd; " \
Bartlomiej Sieka2b7cdc82007-09-13 16:33:59 +0200282 "bootm ${kernel_addr_r} - ${fdt_addr_r}\0" \
Reinhard Thiesb31c0672007-01-10 14:41:14 +0100283 CUSTOM_ENV_SETTINGS \
Wolfgang Denk99753142006-07-21 11:16:34 +0200284 "load=tftp 200000 ${u-boot}\0" \
285 ENV_UPDT \
wdenkdc130442004-12-12 22:06:17 +0000286 ""
wdenk64519362004-07-11 17:40:54 +0000287
288#define CONFIG_BOOTCOMMAND "run net_nfs"
289
290/*
291 * IPB Bus clocking configuration.
292 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200293#define CONFIG_SYS_IPBCLK_EQUALS_XLBCLK /* define for 133MHz speed */
wdenk64519362004-07-11 17:40:54 +0000294
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200295#if defined(CONFIG_SYS_IPBCLK_EQUALS_XLBCLK) && !defined(CONFIG_CAM5200)
wdenk64519362004-07-11 17:40:54 +0000296/*
297 * PCI Bus clocking configuration
298 *
299 * Actually a PCI Clock of 66 MHz is only set (in cpu_init.c) if
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200300 * CONFIG_SYS_IPBCLK_EQUALS_XLBCLK is defined. This is because a PCI Clock of
Bartlomiej Siekaa01420c2007-05-27 16:53:43 +0200301 * 66 MHz yet hasn't been tested with a IPB Bus Clock of 66 MHz.
wdenk64519362004-07-11 17:40:54 +0000302 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200303#define CONFIG_SYS_PCICLK_EQUALS_IPBCLK_DIV2 /* define for 66MHz speed */
wdenk64519362004-07-11 17:40:54 +0000304#endif
305
306/*
307 * I2C configuration
308 */
309#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
wdenka5948882005-03-27 23:41:39 +0000310#ifdef CONFIG_TQM5200_REV100
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200311#define CONFIG_SYS_I2C_MODULE 1 /* Select I2C module #1 for rev. 100 board */
wdenk64519362004-07-11 17:40:54 +0000312#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200313#define CONFIG_SYS_I2C_MODULE 2 /* Select I2C module #2 for all other revs */
wdenk64519362004-07-11 17:40:54 +0000314#endif
315
316/*
317 * I2C clock frequency
318 *
319 * Please notice, that the resulting clock frequency could differ from the
320 * configured value. This is because the I2C clock is derived from system
Bin Meng75574052016-02-05 19:30:11 -0800321 * clock over a frequency divider with only a few divider values. U-Boot
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200322 * calculates the best approximation for CONFIG_SYS_I2C_SPEED. However the calculated
wdenk64519362004-07-11 17:40:54 +0000323 * approximation allways lies below the configured value, never above.
324 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200325#define CONFIG_SYS_I2C_SPEED 100000 /* 100 kHz */
326#define CONFIG_SYS_I2C_SLAVE 0x7F
wdenk64519362004-07-11 17:40:54 +0000327
328/*
329 * EEPROM configuration for onboard EEPROM M24C32 (M24C64 should work
330 * also). For other EEPROMs configuration should be verified. On Mini-FAP the
331 * EEPROM (24C64) is on the same I2C address (but on other I2C bus), so the
332 * same configuration could be used.
333 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200334#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* 1010000x */
335#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
336#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5 /* =32 Bytes per write */
337#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 20
wdenk64519362004-07-11 17:40:54 +0000338
339/*
340 * HW-Monitor configuration on Mini-FAP
341 */
342#if defined (CONFIG_MINIFAP)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200343#define CONFIG_SYS_I2C_HWMON_ADDR 0x2C
wdenk64519362004-07-11 17:40:54 +0000344#endif
345
346/* List of I2C addresses to be verified by POST */
wdenk64519362004-07-11 17:40:54 +0000347#if defined (CONFIG_MINIFAP)
Peter Tyser3f1d0db2010-10-22 00:20:30 -0500348#undef CONFIG_SYS_POST_I2C_ADDRS
349#define CONFIG_SYS_POST_I2C_ADDRS {CONFIG_SYS_I2C_EEPROM_ADDR, \
350 CONFIG_SYS_I2C_HWMON_ADDR, \
351 CONFIG_SYS_I2C_SLAVE}
wdenk64519362004-07-11 17:40:54 +0000352#endif
353
354/*
355 * Flash configuration
356 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200357#define CONFIG_SYS_FLASH_BASE 0xFC000000
wdenk64519362004-07-11 17:40:54 +0000358
Marian Balakowicz4b7e4562007-01-10 00:26:15 +0100359#if defined(CONFIG_CAM5200) && defined(CONFIG_CAM5200_NIOSFLASH)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200360#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max num of flash banks
Marian Balakowiczcfae4892006-10-03 20:28:38 +0200361 (= chip selects) */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200362#define CONFIG_SYS_FLASH_WORD_SIZE unsigned int /* main flash device with */
363#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
364#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
Marian Balakowiczcfae4892006-10-03 20:28:38 +0200365
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200366#define CONFIG_SYS_FLASH_ADDR0 0x555
367#define CONFIG_SYS_FLASH_ADDR1 0x2AA
368#define CONFIG_SYS_FLASH_2ND_16BIT_DEV 1 /* NIOS flash is a 16bit device */
369#define CONFIG_SYS_MAX_FLASH_SECT 128
Marian Balakowicz4b7e4562007-01-10 00:26:15 +0100370#else
371/* use CFI flash driver */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200372#define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
Jean-Christophe PLAGNIOL-VILLARD8d94c232008-08-13 01:40:42 +0200373#define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */
Wolfgang Denk01fd9152010-11-23 13:20:22 +0100374#define CONFIG_FLASH_CFI_MTD /* with MTD support */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200375#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_BOOTCS_START }
376#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks
Marian Balakowicz4b7e4562007-01-10 00:26:15 +0100377 (= chip selects) */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200378#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max num of sects on one chip */
Marian Balakowicz4b7e4562007-01-10 00:26:15 +0100379#endif
Marian Balakowiczcfae4892006-10-03 20:28:38 +0200380
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200381#define CONFIG_SYS_FLASH_EMPTY_INFO
382#define CONFIG_SYS_FLASH_SIZE 0x04000000 /* 64 MByte */
383#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
wdenk64519362004-07-11 17:40:54 +0000384
Wolfgang Denk641e3572006-07-22 01:20:03 +0200385#if defined (CONFIG_CAM5200)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200386# define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x00040000)
Wolfgang Denk99753142006-07-21 11:16:34 +0200387#elif defined(CONFIG_TQM5200_B)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200388# define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x00080000)
Wolfgang Denkc98368a2006-07-19 17:52:30 +0200389#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200390# define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x00060000)
Wolfgang Denk99753142006-07-21 11:16:34 +0200391#endif
392
Wolfgang Denkcc1850e2005-08-23 22:27:41 +0200393/* Dynamic MTD partition support */
Stefan Roeseb1423dd2009-03-19 13:30:36 +0100394#define CONFIG_CMD_MTDPARTS
Stefan Roese5dc958f2009-05-12 14:32:58 +0200395#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
Heiko Schocheraf2fc9d2010-12-17 10:11:20 +0100396#define MTDIDS_DEFAULT "nor0=fc000000.flash"
Wolfgang Denk99753142006-07-21 11:16:34 +0200397
Heiko Schocher8e828162010-12-17 10:11:27 +0100398#if defined(CONFIG_STK52XX)
Wolfgang Denk99753142006-07-21 11:16:34 +0200399# if defined(CONFIG_TQM5200_B)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200400# if defined(CONFIG_SYS_LOWBOOT)
Heiko Schocheraf2fc9d2010-12-17 10:11:20 +0100401# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:1m(firmware)," \
Martin Krause913d8af2008-03-19 14:25:14 +0100402 "256k(dtb)," \
403 "2304k(kernel)," \
404 "2560k(small-fs)," \
Wolfgang Denkc98368a2006-07-19 17:52:30 +0200405 "2m(initrd)," \
Wolfgang Denk99753142006-07-21 11:16:34 +0200406 "8m(misc)," \
407 "16m(big-fs)"
408# else /* highboot */
Heiko Schocheraf2fc9d2010-12-17 10:11:20 +0100409# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:2560k(kernel),"\
Wolfgang Denk99753142006-07-21 11:16:34 +0200410 "3584k(small-fs)," \
411 "2m(initrd)," \
412 "8m(misc)," \
413 "15m(big-fs)," \
414 "1m(firmware)"
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200415# endif /* CONFIG_SYS_LOWBOOT */
Wolfgang Denk99753142006-07-21 11:16:34 +0200416# else /* !CONFIG_TQM5200_B */
Heiko Schocheraf2fc9d2010-12-17 10:11:20 +0100417# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:640k(firmware),"\
Bartlomiej Sieka2b7cdc82007-09-13 16:33:59 +0200418 "128k(dtb)," \
419 "2304k(kernel)," \
Wolfgang Denkcc1850e2005-08-23 22:27:41 +0200420 "2m(initrd)," \
421 "4m(small-fs)," \
Wolfgang Denk99753142006-07-21 11:16:34 +0200422 "8m(misc)," \
Bartlomiej Sieka2b7cdc82007-09-13 16:33:59 +0200423 "15m(big-fs)"
Wolfgang Denk99753142006-07-21 11:16:34 +0200424# endif /* CONFIG_TQM5200_B */
Wolfgang Denk641e3572006-07-22 01:20:03 +0200425#elif defined (CONFIG_CAM5200)
Heiko Schocheraf2fc9d2010-12-17 10:11:20 +0100426# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:768k(firmware),"\
Wolfgang Denk99753142006-07-21 11:16:34 +0200427 "1792k(kernel)," \
Marian Balakowiczcfae4892006-10-03 20:28:38 +0200428 "5632k(rootfs)," \
429 "24m(home)"
Heiko Schocher8e828162010-12-17 10:11:27 +0100430#elif defined (CONFIG_CHARON)
431# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:640k(firmware),"\
432 "1408k(kernel)," \
433 "2m(initrd)," \
434 "4m(small-fs)," \
435 "24320k(big-fs)," \
436 "256k(dts)"
Marian Balakowiczbcb0cca2006-08-18 19:14:46 +0200437#elif defined (CONFIG_FO300)
Heiko Schocheraf2fc9d2010-12-17 10:11:20 +0100438# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:640k(firmware),"\
Marian Balakowiczbcb0cca2006-08-18 19:14:46 +0200439 "1408k(kernel)," \
440 "2m(initrd)," \
441 "4m(small-fs)," \
442 "8m(misc)," \
443 "16m(big-fs)"
Wolfgang Denk99753142006-07-21 11:16:34 +0200444#else
445# error "Unknown Carrier Board"
446#endif /* CONFIG_STK52XX */
wdenk64519362004-07-11 17:40:54 +0000447
448/*
449 * Environment settings
450 */
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +0200451#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200452#define CONFIG_ENV_SIZE 0x4000 /* 16 k - keep small for fast booting */
Wolfgang Denk0129dcd2006-11-23 22:58:58 +0100453#if defined(CONFIG_TQM5200_B) || defined (CONFIG_CAM5200)
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200454#define CONFIG_ENV_SECT_SIZE 0x40000
Wolfgang Denkc98368a2006-07-19 17:52:30 +0200455#else
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200456#define CONFIG_ENV_SECT_SIZE 0x20000
Wolfgang Denk99753142006-07-21 11:16:34 +0200457#endif /* CONFIG_TQM5200_B */
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200458#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
459#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
wdenk64519362004-07-11 17:40:54 +0000460
461/*
462 * Memory map
463 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200464#define CONFIG_SYS_MBAR 0xF0000000
465#define CONFIG_SYS_SDRAM_BASE 0x00000000
466#define CONFIG_SYS_DEFAULT_MBAR 0x80000000
wdenk64519362004-07-11 17:40:54 +0000467
468/* Use ON-Chip SRAM until RAM will be available */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200469#define CONFIG_SYS_INIT_RAM_ADDR MPC5XXX_SRAM
wdenk64519362004-07-11 17:40:54 +0000470#ifdef CONFIG_POST
471/* preserve space for the post_word at end of on-chip SRAM */
Wolfgang Denk1c2e98e2010-10-26 13:32:32 +0200472#define CONFIG_SYS_INIT_RAM_SIZE MPC5XXX_SRAM_POST_SIZE
wdenk64519362004-07-11 17:40:54 +0000473#else
Wolfgang Denk1c2e98e2010-10-26 13:32:32 +0200474#define CONFIG_SYS_INIT_RAM_SIZE MPC5XXX_SRAM_SIZE
wdenk64519362004-07-11 17:40:54 +0000475#endif
476
Wolfgang Denk0191e472010-10-26 14:34:52 +0200477#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200478#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenk64519362004-07-11 17:40:54 +0000479
Wolfgang Denk0708bc62010-10-07 21:51:12 +0200480#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200481#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
482# define CONFIG_SYS_RAMBOOT 1
wdenk64519362004-07-11 17:40:54 +0000483#endif
484
Wolfgang Denk641e3572006-07-22 01:20:03 +0200485#if defined (CONFIG_CAM5200)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200486# define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
Wolfgang Denk99753142006-07-21 11:16:34 +0200487#elif defined(CONFIG_TQM5200_B)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200488# define CONFIG_SYS_MONITOR_LEN (512 << 10) /* Reserve 512 kB for Monitor */
Wolfgang Denkc98368a2006-07-19 17:52:30 +0200489#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200490# define CONFIG_SYS_MONITOR_LEN (384 << 10) /* Reserve 384 kB for Monitor */
Wolfgang Denk99753142006-07-21 11:16:34 +0200491#endif
492
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200493#define CONFIG_SYS_MALLOC_LEN (1024 << 10) /* Reserve 1024 kB for malloc() */
494#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenk64519362004-07-11 17:40:54 +0000495
496/*
497 * Ethernet configuration
498 */
499#define CONFIG_MPC5xxx_FEC 1
Ben Warrenbc1b9172009-02-05 23:58:25 -0800500#define CONFIG_MPC5xxx_FEC_MII100
wdenk64519362004-07-11 17:40:54 +0000501/*
Ben Warrenbc1b9172009-02-05 23:58:25 -0800502 * Define CONFIG_MPC5xxx_FEC_MII10 to force FEC at 10Mb
wdenk64519362004-07-11 17:40:54 +0000503 */
Ben Warrenbc1b9172009-02-05 23:58:25 -0800504/* #define CONFIG_MPC5xxx_FEC_MII10 */
wdenk64519362004-07-11 17:40:54 +0000505#define CONFIG_PHY_ADDR 0x00
506
507/*
508 * GPIO configuration
509 *
Marian Balakowiczcfae4892006-10-03 20:28:38 +0200510 * use CS1: Bit 0 (mask: 0x80000000):
511 * 1 -> Pin gpio_wkup_6 as second SDRAM chip select (mem_cs1).
wdenk64519362004-07-11 17:40:54 +0000512 * use ALT CAN position: Bits 2-3 (mask: 0x30000000):
Marian Balakowiczcfae4892006-10-03 20:28:38 +0200513 * 00 -> No Alternatives, CAN1/2 on PSC2 according to PSC2 setting.
514 * SPI on PSC3 according to PSC3 setting. Use for CAM5200.
515 * 01 -> CAN1 on I2C1, CAN2 on Tmr0/1.
516 * Use for REV200 STK52XX boards and FO300 boards. Do not use
517 * with REV100 modules (because, there I2C1 is used as I2C bus).
518 * use ATA: Bits 6-7 (mask 0x03000000):
519 * 00 -> No ATA chip selects, csb_4/5 used as normal chip selects.
520 * Use for CAM5200 board.
521 * 01 -> ATA cs0/1 on csb_4/5. Use for the remaining boards.
522 * use PSC6: Bits 9-11 (mask 0x00700000):
523 * 000 -> use PSC6_0 to PSC6_3 as GPIO, PSC6 could not be used as
524 * UART, CODEC or IrDA.
525 * GPIO on PSC6_3 is used in post_hotkeys_pressed() to
526 * enable extended POST tests.
527 * Use for MINI-FAP and TQM5200_IB boards.
528 * 101 -> use PSC6 as UART. Pins PSC6_0 to PSC6_3 are used.
529 * Extended POST test is not available.
530 * Use for STK52xx, FO300 and CAM5200 boards.
Detlev Zundel3ba0fa72009-10-07 16:38:05 +0200531 * WARNING: When the extended POST is enabled, these bits will
532 * be overridden by this code as GPIOs!
Marian Balakowiczcfae4892006-10-03 20:28:38 +0200533 * use PCI_DIS: Bit 16 (mask 0x00008000):
534 * 1 -> disable PCI controller (on CAM5200 board).
535 * use USB: Bits 18-19 (mask 0x00003000):
536 * 10 -> two UARTs (on FO300 and CAM5200).
537 * use PSC3: Bits 20-23 (mask: 0x00000f00):
538 * 0000 -> All PSC3 pins are GPIOs.
539 * 1100 -> UART/SPI (on FO300 board).
540 * 0100 -> UART (on CAM5200 board).
541 * use PSC2: Bits 25:27 (mask: 0x00000030):
542 * 000 -> All PSC2 pins are GPIOs.
543 * 100 -> UART (on CAM5200 board).
544 * 001 -> CAN1/2 on PSC2 pins.
Detlev Zundel3ba0fa72009-10-07 16:38:05 +0200545 * Use for REV100 STK52xx boards
Marian Balakowiczcfae4892006-10-03 20:28:38 +0200546 * 01x -> Use AC97 (on FO300 board).
547 * use PSC1: Bits 29-31 (mask: 0x00000007):
548 * 100 -> UART (on all boards).
wdenk64519362004-07-11 17:40:54 +0000549 */
Heiko Schocher1ae91442010-12-04 08:34:04 +0100550#if !defined(CONFIG_SYS_GPS_PORT_CONFIG)
wdenk64519362004-07-11 17:40:54 +0000551#if defined (CONFIG_MINIFAP)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200552# define CONFIG_SYS_GPS_PORT_CONFIG 0x91000004
wdenkdc130442004-12-12 22:06:17 +0000553#elif defined (CONFIG_STK52XX)
wdenk61c636e2005-03-31 18:42:15 +0000554# if defined (CONFIG_STK52XX_REV100)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200555# define CONFIG_SYS_GPS_PORT_CONFIG 0x81500014
wdenk61c636e2005-03-31 18:42:15 +0000556# else /* STK52xx REV200 and above */
557# if defined (CONFIG_TQM5200_REV100)
558# error TQM5200 REV100 not supported on STK52XX REV200 or above
559# else/* TQM5200 REV200 and above */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200560# define CONFIG_SYS_GPS_PORT_CONFIG 0x91500404
wdenk61c636e2005-03-31 18:42:15 +0000561# endif
wdenka5948882005-03-27 23:41:39 +0000562# endif
Marian Balakowiczbcb0cca2006-08-18 19:14:46 +0200563#elif defined (CONFIG_FO300)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200564# define CONFIG_SYS_GPS_PORT_CONFIG 0x91502c24
Marian Balakowiczcfae4892006-10-03 20:28:38 +0200565#elif defined (CONFIG_CAM5200)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200566# define CONFIG_SYS_GPS_PORT_CONFIG 0x8050A444
wdenk61c636e2005-03-31 18:42:15 +0000567#else /* TMQ5200 Inbetriebnahme-Board */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200568# define CONFIG_SYS_GPS_PORT_CONFIG 0x81000004
wdenk64519362004-07-11 17:40:54 +0000569#endif
Heiko Schocher1ae91442010-12-04 08:34:04 +0100570#endif
wdenk64519362004-07-11 17:40:54 +0000571
572/*
573 * RTC configuration
574 */
Wolfgang Denk09f940b2005-08-18 11:51:12 +0200575#if defined (CONFIG_STK52XX) && !defined (CONFIG_STK52XX_REV100)
576# define CONFIG_RTC_M41T11 1
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200577# define CONFIG_SYS_I2C_RTC_ADDR 0x68
578# define CONFIG_SYS_M41T11_BASE_YEAR 1900 /* because Linux uses the same base
Wolfgang Denk8362ea42006-07-19 14:44:03 +0200579 year */
Wolfgang Denk09f940b2005-08-18 11:51:12 +0200580#else
581# define CONFIG_RTC_MPC5200 1 /* use internal MPC5200 RTC */
582#endif
wdenk64519362004-07-11 17:40:54 +0000583
584/*
585 * Miscellaneous configurable options
586 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200587#define CONFIG_SYS_LONGHELP /* undef to save memory */
Wolfgang Denk99753142006-07-21 11:16:34 +0200588
Wolfgang Denk274bac52006-10-28 02:29:14 +0200589#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
Wolfgang Denk99753142006-07-21 11:16:34 +0200590
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200591#define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */
Jon Loeligeredccb462007-07-04 22:30:50 -0500592#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200593#define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
Jon Loeligeredccb462007-07-04 22:30:50 -0500594#endif
595
596#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200597#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenk64519362004-07-11 17:40:54 +0000598#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200599#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenk64519362004-07-11 17:40:54 +0000600#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200601#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
602#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
603#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenk64519362004-07-11 17:40:54 +0000604
605/* Enable an alternate, more extensive memory test */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200606#define CONFIG_SYS_ALT_MEMTEST
wdenk64519362004-07-11 17:40:54 +0000607
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200608#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
609#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
wdenk64519362004-07-11 17:40:54 +0000610
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200611#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
wdenk64519362004-07-11 17:40:54 +0000612
wdenk64519362004-07-11 17:40:54 +0000613/*
wdenk64519362004-07-11 17:40:54 +0000614 * Various low-level settings
615 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200616#define CONFIG_SYS_HID0_INIT HID0_ICE | HID0_ICFI
617#define CONFIG_SYS_HID0_FINAL HID0_ICE
wdenk64519362004-07-11 17:40:54 +0000618
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200619#define CONFIG_SYS_BOOTCS_START CONFIG_SYS_FLASH_BASE
620#define CONFIG_SYS_BOOTCS_SIZE CONFIG_SYS_FLASH_SIZE
621#ifdef CONFIG_SYS_PCICLK_EQUALS_IPBCLK_DIV2
622#define CONFIG_SYS_BOOTCS_CFG 0x0008DF30 /* for pci_clk = 66 MHz */
wdenk64519362004-07-11 17:40:54 +0000623#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200624#define CONFIG_SYS_BOOTCS_CFG 0x0004DF30 /* for pci_clk = 33 MHz */
wdenk64519362004-07-11 17:40:54 +0000625#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200626#define CONFIG_SYS_CS0_START CONFIG_SYS_FLASH_BASE
627#define CONFIG_SYS_CS0_SIZE CONFIG_SYS_FLASH_SIZE
wdenk64519362004-07-11 17:40:54 +0000628
wdenkdc130442004-12-12 22:06:17 +0000629#define CONFIG_LAST_STAGE_INIT
wdenkdc130442004-12-12 22:06:17 +0000630
wdenk64519362004-07-11 17:40:54 +0000631/*
632 * SRAM - Do not map below 2 GB in address space, because this area is used
633 * for SDRAM autosizing.
634 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200635#define CONFIG_SYS_CS2_START 0xE5000000
636#define CONFIG_SYS_CS2_SIZE 0x100000 /* 1 MByte */
637#define CONFIG_SYS_CS2_CFG 0x0004D930
wdenk64519362004-07-11 17:40:54 +0000638
639/*
640 * Grafic controller - Do not map below 2 GB in address space, because this
641 * area is used for SDRAM autosizing.
642 */
wdenka5948882005-03-27 23:41:39 +0000643#define SM501_FB_BASE 0xE0000000
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200644#define CONFIG_SYS_CS1_START (SM501_FB_BASE)
645#define CONFIG_SYS_CS1_SIZE 0x4000000 /* 64 MByte */
646#define CONFIG_SYS_CS1_CFG 0x8F48FF70
647#define SM501_MMIO_BASE CONFIG_SYS_CS1_START + 0x03E00000
wdenk64519362004-07-11 17:40:54 +0000648
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200649#define CONFIG_SYS_CS_BURST 0x00000000
650#define CONFIG_SYS_CS_DEADCYCLE 0x33333311 /* 1 dead cycle for flash and SM501 */
wdenk64519362004-07-11 17:40:54 +0000651
Marian Balakowiczcfae4892006-10-03 20:28:38 +0200652#if defined(CONFIG_CAM5200)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200653#define CONFIG_SYS_CS4_START 0xB0000000
654#define CONFIG_SYS_CS4_SIZE 0x00010000
655#define CONFIG_SYS_CS4_CFG 0x01019C10
Marian Balakowiczcfae4892006-10-03 20:28:38 +0200656
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200657#define CONFIG_SYS_CS5_START 0xD0000000
658#define CONFIG_SYS_CS5_SIZE 0x01208000
659#define CONFIG_SYS_CS5_CFG 0x1414BF10
Marian Balakowiczcfae4892006-10-03 20:28:38 +0200660#endif
661
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200662#define CONFIG_SYS_RESET_ADDRESS 0xff000000
wdenk64519362004-07-11 17:40:54 +0000663
664/*-----------------------------------------------------------------------
665 * USB stuff
666 *-----------------------------------------------------------------------
667 */
668#define CONFIG_USB_CLOCK 0x0001BBBB
669#define CONFIG_USB_CONFIG 0x00001000
670
671/*-----------------------------------------------------------------------
672 * IDE/ATA stuff Supports IDE harddisk
673 *-----------------------------------------------------------------------
674 */
675
wdenk7dd13292004-07-11 20:04:51 +0000676#undef CONFIG_IDE_8xx_PCCARD /* Use IDE with PC Card Adapter */
wdenk64519362004-07-11 17:40:54 +0000677
wdenk7dd13292004-07-11 20:04:51 +0000678#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
679#undef CONFIG_IDE_LED /* LED for ide not supported */
wdenk64519362004-07-11 17:40:54 +0000680
wdenk7dd13292004-07-11 20:04:51 +0000681#define CONFIG_IDE_RESET /* reset for ide supported */
wdenk64519362004-07-11 17:40:54 +0000682#define CONFIG_IDE_PREINIT
683
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200684#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */
685#define CONFIG_SYS_IDE_MAXDEVICE 2 /* max. 2 drives per IDE bus */
wdenk64519362004-07-11 17:40:54 +0000686
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200687#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
wdenk64519362004-07-11 17:40:54 +0000688
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200689#define CONFIG_SYS_ATA_BASE_ADDR MPC5XXX_ATA
wdenk64519362004-07-11 17:40:54 +0000690
Detlev Zundel3ba0fa72009-10-07 16:38:05 +0200691/* Offset for data I/O */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200692#define CONFIG_SYS_ATA_DATA_OFFSET (0x0060)
wdenk64519362004-07-11 17:40:54 +0000693
Detlev Zundel3ba0fa72009-10-07 16:38:05 +0200694/* Offset for normal register accesses */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200695#define CONFIG_SYS_ATA_REG_OFFSET (CONFIG_SYS_ATA_DATA_OFFSET)
wdenk64519362004-07-11 17:40:54 +0000696
Detlev Zundel3ba0fa72009-10-07 16:38:05 +0200697/* Offset for alternate registers */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200698#define CONFIG_SYS_ATA_ALT_OFFSET (0x005C)
wdenk64519362004-07-11 17:40:54 +0000699
Detlev Zundel3ba0fa72009-10-07 16:38:05 +0200700/* Interval between registers */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200701#define CONFIG_SYS_ATA_STRIDE 4
wdenk64519362004-07-11 17:40:54 +0000702
Wolfgang Denk83983152008-10-01 12:34:58 +0200703/* Support ATAPI devices */
Detlev Zundel3ba0fa72009-10-07 16:38:05 +0200704#define CONFIG_ATAPI 1
Wolfgang Denk83983152008-10-01 12:34:58 +0200705
Bartlomiej Sieka7a432ce2007-06-08 14:52:22 +0200706/*-----------------------------------------------------------------------
707 * Open firmware flat tree support
708 *-----------------------------------------------------------------------
709 */
Bartlomiej Sieka7a432ce2007-06-08 14:52:22 +0200710#define OF_CPU "PowerPC,5200@0"
711#define OF_SOC "soc5200@f0000000"
712#define OF_TBCLK (bd->bi_busfreq / 4)
713#define OF_STDOUT_PATH "/soc5200@f0000000/serial@2000"
714
wdenk64519362004-07-11 17:40:54 +0000715#endif /* __CONFIG_H */