Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / ead26f69714ae5208404e437a0c7830e1e4a9216 / . / arch / x86 / cpu / interrupts.c
blob: c40200bf8587e86113888c98b40a23e23b17bb33 [file] [log] [blame]
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]1/*
Graeme Russ45fc1d82011-04-13 19:43:26 +1000[diff] [blame]2 * (C) Copyright 2008-2011
3 * Graeme Russ, <graeme.russ@gmail.com>
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]4 *
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]5 * (C) Copyright 2002
Albert ARIBAUD60fbc8d2011-08-04 18:45:45 +0200[diff] [blame]6 * Daniel Engström, Omicron Ceti AB, <daniel@omicron.se>
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]7 *
Graeme Russc39acb42010-04-24 00:05:38 +1000[diff] [blame]8 * Portions of this file are derived from the Linux kernel source
9 * Copyright (C) 1991, 1992 Linus Torvalds
10 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +0200[diff] [blame]11 * SPDX-License-Identifier: GPL-2.0+
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]12 */
13
14#include <common.h>
Simon Glass754f55e2016-01-19 21:32:26 -0700[diff] [blame]15#include <dm.h>
Stefan Reinauer2acf8482012-12-02 04:49:50 +0000[diff] [blame]16#include <asm/cache.h>
17#include <asm/control_regs.h>
Graeme Russ0c8c62e2008-12-07 10:29:01 +1100[diff] [blame]18#include <asm/interrupt.h>
Graeme Russ68699802011-02-12 15:11:28 +1100[diff] [blame]19#include <asm/io.h>
Graeme Russ93efcb22011-02-12 15:11:32 +1100[diff] [blame]20#include <asm/processor-flags.h>
Graeme Russfdee8b12011-11-08 02:33:13 +0000[diff] [blame]21#include <linux/compiler.h>
Vadim Bendebury6ab02582012-12-03 13:59:20 +0000[diff] [blame]22#include <asm/msr.h>
Simon Glassc4b9ef82015-07-31 09:31:32 -0600[diff] [blame]23#include <asm/processor.h>
Vadim Bendebury6ab02582012-12-03 13:59:20 +0000[diff] [blame]24#include <asm/u-boot-x86.h>
Bin Mengcb9d9cb2014-11-20 16:11:16 +0800[diff] [blame]25#include <asm/i8259.h>
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]26
Simon Glassbb6306c2013-04-17 16:13:33 +0000[diff] [blame]27DECLARE_GLOBAL_DATA_PTR;
28
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]29#define DECLARE_INTERRUPT(x) \
30 ".globl irq_"#x"\n" \
Graeme Russ1aafcc92009-11-24 20:04:19 +1100[diff] [blame]31 ".hidden irq_"#x"\n" \
32 ".type irq_"#x", @function\n" \
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]33 "irq_"#x":\n" \
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]34 "pushl $"#x"\n" \
35 "jmp irq_common_entry\n"
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]36
Bin Mengfdebed82015-07-10 10:51:23 +0800[diff] [blame]37static char *exceptions[] = {
38 "Divide Error",
39 "Debug",
40 "NMI Interrupt",
41 "Breakpoint",
42 "Overflow",
43 "BOUND Range Exceeded",
44 "Invalid Opcode (Undefined Opcode)",
45 "Device Not Avaiable (No Math Coprocessor)",
46 "Double Fault",
47 "Coprocessor Segment Overrun",
48 "Invalid TSS",
49 "Segment Not Present",
50 "Stack Segment Fault",
Simon Glassc4b9ef82015-07-31 09:31:32 -0600[diff] [blame]51 "General Protection",
Bin Mengfdebed82015-07-10 10:51:23 +0800[diff] [blame]52 "Page Fault",
53 "Reserved",
54 "x87 FPU Floating-Point Error",
55 "Alignment Check",
56 "Machine Check",
57 "SIMD Floating-Point Exception",
58 "Virtualization Exception",
59 "Reserved",
60 "Reserved",
61 "Reserved",
62 "Reserved",
63 "Reserved",
64 "Reserved",
65 "Reserved",
66 "Reserved",
67 "Reserved",
68 "Reserved",
69 "Reserved"
70};
71
Simon Glass83374332014-11-06 13:20:08 -0700[diff] [blame]72static void dump_regs(struct irq_regs *regs)
Graeme Russc39acb42010-04-24 00:05:38 +1000[diff] [blame]73{
Bin Meng9ff054b2015-07-10 10:38:32 +0800[diff] [blame]74 unsigned long cs, eip, eflags;
Graeme Russc39acb42010-04-24 00:05:38 +1000[diff] [blame]75 unsigned long cr0 = 0L, cr2 = 0L, cr3 = 0L, cr4 = 0L;
76 unsigned long d0, d1, d2, d3, d6, d7;
Graeme Russ68699802011-02-12 15:11:28 +1100[diff] [blame]77 unsigned long sp;
Graeme Russc39acb42010-04-24 00:05:38 +1000[diff] [blame]78
Bin Meng9ff054b2015-07-10 10:38:32 +0800[diff] [blame]79 /*
80 * Some exceptions cause an error code to be saved on the current stack
81 * after the EIP value. We should extract CS/EIP/EFLAGS from different
82 * position on the stack based on the exception number.
83 */
84 switch (regs->irq_id) {
85 case EXC_DF:
86 case EXC_TS:
87 case EXC_NP:
88 case EXC_SS:
89 case EXC_GP:
90 case EXC_PF:
91 case EXC_AC:
92 cs = regs->context.ctx2.xcs;
93 eip = regs->context.ctx2.eip;
94 eflags = regs->context.ctx2.eflags;
95 /* We should fix up the ESP due to error code */
96 regs->esp += 4;
97 break;
98 default:
99 cs = regs->context.ctx1.xcs;
100 eip = regs->context.ctx1.eip;
101 eflags = regs->context.ctx1.eflags;
102 break;
103 }
104
Graeme Russc39acb42010-04-24 00:05:38 +1000[diff] [blame]105 printf("EIP: %04x:[<%08lx>] EFLAGS: %08lx\n",
Bin Meng9ff054b2015-07-10 10:38:32 +0800[diff] [blame]106 (u16)cs, eip, eflags);
Simon Glass79dd4342015-08-10 22:02:54 -0600[diff] [blame]107 if (gd->flags & GD_FLG_RELOC)
108 printf("Original EIP :[<%08lx>]\n", eip - gd->reloc_off);
Graeme Russc39acb42010-04-24 00:05:38 +1000[diff] [blame]109
110 printf("EAX: %08lx EBX: %08lx ECX: %08lx EDX: %08lx\n",
111 regs->eax, regs->ebx, regs->ecx, regs->edx);
112 printf("ESI: %08lx EDI: %08lx EBP: %08lx ESP: %08lx\n",
113 regs->esi, regs->edi, regs->ebp, regs->esp);
114 printf(" DS: %04x ES: %04x FS: %04x GS: %04x SS: %04x\n",
Graeme Russfdee8b12011-11-08 02:33:13 +0000[diff] [blame]115 (u16)regs->xds, (u16)regs->xes, (u16)regs->xfs,
116 (u16)regs->xgs, (u16)regs->xss);
Graeme Russc39acb42010-04-24 00:05:38 +1000[diff] [blame]117
118 cr0 = read_cr0();
119 cr2 = read_cr2();
120 cr3 = read_cr3();
121 cr4 = read_cr4();
122
123 printf("CR0: %08lx CR2: %08lx CR3: %08lx CR4: %08lx\n",
124 cr0, cr2, cr3, cr4);
125
126 d0 = get_debugreg(0);
127 d1 = get_debugreg(1);
128 d2 = get_debugreg(2);
129 d3 = get_debugreg(3);
130
131 printf("DR0: %08lx DR1: %08lx DR2: %08lx DR3: %08lx\n",
132 d0, d1, d2, d3);
133
134 d6 = get_debugreg(6);
135 d7 = get_debugreg(7);
136 printf("DR6: %08lx DR7: %08lx\n",
137 d6, d7);
Graeme Russ68699802011-02-12 15:11:28 +1100[diff] [blame]138
139 printf("Stack:\n");
140 sp = regs->esp;
141
142 sp += 64;
143
144 while (sp > (regs->esp - 16)) {
145 if (sp == regs->esp)
146 printf("--->");
147 else
148 printf(" ");
149 printf("0x%8.8lx : 0x%8.8lx\n", sp, (ulong)readl(sp));
150 sp -= 4;
151 }
Graeme Russc39acb42010-04-24 00:05:38 +1000[diff] [blame]152}
153
Bin Mengfdebed82015-07-10 10:51:23 +0800[diff] [blame]154static void do_exception(struct irq_regs *regs)
155{
156 printf("%s\n", exceptions[regs->irq_id]);
157 dump_regs(regs);
158 hang();
159}
160
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]161struct idt_entry {
162 u16 base_low;
163 u16 selector;
164 u8 res;
165 u8 access;
166 u16 base_high;
Graeme Russfdee8b12011-11-08 02:33:13 +0000[diff] [blame]167} __packed;
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]168
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]169struct desc_ptr {
170 unsigned short size;
171 unsigned long address;
Graeme Russfdee8b12011-11-08 02:33:13 +0000[diff] [blame]172} __packed;
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]173
Graeme Russaf3f2c82011-12-19 14:26:18 +1100[diff] [blame]174struct idt_entry idt[256] __aligned(16);
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]175
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]176struct desc_ptr idt_ptr;
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]177
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]178static inline void load_idt(const struct desc_ptr *dtr)
179{
Graeme Russfdee8b12011-11-08 02:33:13 +0000[diff] [blame]180 asm volatile("cs lidt %0" : : "m" (*dtr));
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]181}
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]182
Graeme Russ77290ee2009-02-24 21:13:40 +1100[diff] [blame]183void set_vector(u8 intnum, void *routine)
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]184{
Graeme Russ078395c2009-11-24 20:04:21 +1100[diff] [blame]185 idt[intnum].base_high = (u16)((u32)(routine) >> 16);
186 idt[intnum].base_low = (u16)((u32)(routine) & 0xffff);
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]187}
188
Graeme Russfdee8b12011-11-08 02:33:13 +0000[diff] [blame]189/*
190 * Ideally these would be defined static to avoid a checkpatch warning, but
191 * the compiler cannot see them in the inline asm and complains that they
192 * aren't defined
193 */
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]194void irq_0(void);
195void irq_1(void);
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]196
Graeme Russ77290ee2009-02-24 21:13:40 +1100[diff] [blame]197int cpu_init_interrupts(void)
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]198{
199 int i;
wdenk57b2d802003-06-27 21:31:46 +0000[diff] [blame]200
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]201 int irq_entry_size = irq_1 - irq_0;
202 void *irq_entry = (void *)irq_0;
203
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]204 /* Setup the IDT */
Graeme Russfdee8b12011-11-08 02:33:13 +0000[diff] [blame]205 for (i = 0; i < 256; i++) {
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]206 idt[i].access = 0x8e;
wdenk57b2d802003-06-27 21:31:46 +0000[diff] [blame]207 idt[i].res = 0;
Simon Glassc4b9ef82015-07-31 09:31:32 -0600[diff] [blame]208 idt[i].selector = X86_GDT_ENTRY_32BIT_CS * X86_GDT_ENTRY_SIZE;
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]209 set_vector(i, irq_entry);
210 irq_entry += irq_entry_size;
wdenk57b2d802003-06-27 21:31:46 +0000[diff] [blame]211 }
212
Simon Glassc4b9ef82015-07-31 09:31:32 -0600[diff] [blame]213 idt_ptr.size = 256 * 8 - 1;
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]214 idt_ptr.address = (unsigned long) idt;
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]215
216 load_idt(&idt_ptr);
wdenk57b2d802003-06-27 21:31:46 +0000[diff] [blame]217
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]218 return 0;
219}
220
Simon Glass98d7e982015-04-28 20:25:16 -0600[diff] [blame]221void *x86_get_idt(void)
222{
223 return &idt_ptr;
224}
225
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]226void __do_irq(int irq)
227{
228 printf("Unhandled IRQ : %d\n", irq);
229}
230void do_irq(int irq) __attribute__((weak, alias("__do_irq")));
231
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]232void enable_interrupts(void)
233{
234 asm("sti\n");
235}
236
237int disable_interrupts(void)
238{
239 long flags;
wdenk57b2d802003-06-27 21:31:46 +0000[diff] [blame]240
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]241 asm volatile ("pushfl ; popl %0 ; cli\n" : "=g" (flags) : );
wdenk57b2d802003-06-27 21:31:46 +0000[diff] [blame]242
Graeme Russfdee8b12011-11-08 02:33:13 +0000[diff] [blame]243 return flags & X86_EFLAGS_IF;
wdenk591dda52002-11-18 00:14:45 +0000[diff] [blame]244}
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]245
Bin Mengcb9d9cb2014-11-20 16:11:16 +0800[diff] [blame]246int interrupt_init(void)
247{
Simon Glass754f55e2016-01-19 21:32:26 -0700[diff] [blame]248 struct udevice *dev;
249 int ret;
250
251 /* Try to set up the interrupt router, but don't require one */
252 ret = uclass_first_device(UCLASS_IRQ, &dev);
253 if (ret && ret != -ENODEV)
254 return ret;
255
Ben Stoltzab76a472015-08-04 12:33:46 -0600[diff] [blame]256 /*
257 * When running as an EFI application we are not in control of
258 * interrupts and should leave them alone.
259 */
260#ifndef CONFIG_EFI_APP
Bin Mengcb9d9cb2014-11-20 16:11:16 +0800[diff] [blame]261 /* Just in case... */
262 disable_interrupts();
263
Bin Mengb29a08c2015-10-22 19:13:30 -0700[diff] [blame]264#ifdef CONFIG_I8259_PIC
Bin Mengcb9d9cb2014-11-20 16:11:16 +0800[diff] [blame]265 /* Initialize the master/slave i8259 pic */
266 i8259_init();
267#endif
268
269 /* Initialize core interrupt and exception functionality of CPU */
270 cpu_init_interrupts();
271
Simon Glass2b6d80b2015-08-04 12:34:00 -0600[diff] [blame]272 /*
273 * It is now safe to enable interrupts.
274 *
275 * TODO(sjg@chromium.org): But we don't handle these correctly when
276 * booted from EFI.
277 */
278 if (ll_boot_init())
279 enable_interrupts();
Ben Stoltzab76a472015-08-04 12:33:46 -0600[diff] [blame]280#endif
Bin Mengcb9d9cb2014-11-20 16:11:16 +0800[diff] [blame]281
282 return 0;
283}
284
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]285/* IRQ Low-Level Service Routine */
Graeme Russ43261532010-10-07 20:03:23 +1100[diff] [blame]286void irq_llsr(struct irq_regs *regs)
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]287{
288 /*
289 * For detailed description of each exception, refer to:
Albert ARIBAUD60fbc8d2011-08-04 18:45:45 +0200[diff] [blame]290 * Intel® 64 and IA-32 Architectures Software Developer's Manual
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]291 * Volume 1: Basic Architecture
292 * Order Number: 253665-029US, November 2008
293 * Table 6-1. Exceptions and Interrupts
294 */
Bin Mengfdebed82015-07-10 10:51:23 +0800[diff] [blame]295 if (regs->irq_id < 32) {
296 /* Architecture defined exception */
297 do_exception(regs);
298 } else {
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]299 /* Hardware or User IRQ */
Graeme Russ43261532010-10-07 20:03:23 +1100[diff] [blame]300 do_irq(regs->irq_id);
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]301 }
302}
303
304/*
305 * OK - This looks really horrible, but it serves a purpose - It helps create
306 * fully relocatable code.
307 * - The call to irq_llsr will be a relative jump
308 * - The IRQ entries will be guaranteed to be in order
Graeme Russc39acb42010-04-24 00:05:38 +1000[diff] [blame]309 * Interrupt entries are now very small (a push and a jump) but they are
310 * now slower (all registers pushed on stack which provides complete
311 * crash dumps in the low level handlers
Graeme Russ43261532010-10-07 20:03:23 +1100[diff] [blame]312 *
313 * Interrupt Entry Point:
314 * - Interrupt has caused eflags, CS and EIP to be pushed
315 * - Interrupt Vector Handler has pushed orig_eax
316 * - pt_regs.esp needs to be adjusted by 40 bytes:
317 * 12 bytes pushed by CPU (EFLAGSF, CS, EIP)
318 * 4 bytes pushed by vector handler (irq_id)
319 * 24 bytes pushed before SP (SS, GS, FS, ES, DS, EAX)
320 * NOTE: Only longs are pushed on/popped off the stack!
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]321 */
322asm(".globl irq_common_entry\n" \
Graeme Russ1aafcc92009-11-24 20:04:19 +1100[diff] [blame]323 ".hidden irq_common_entry\n" \
324 ".type irq_common_entry, @function\n" \
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]325 "irq_common_entry:\n" \
Graeme Russc39acb42010-04-24 00:05:38 +1000[diff] [blame]326 "cld\n" \
Graeme Russ43261532010-10-07 20:03:23 +1100[diff] [blame]327 "pushl %ss\n" \
Graeme Russc39acb42010-04-24 00:05:38 +1000[diff] [blame]328 "pushl %gs\n" \
329 "pushl %fs\n" \
330 "pushl %es\n" \
331 "pushl %ds\n" \
332 "pushl %eax\n" \
Graeme Russ43261532010-10-07 20:03:23 +1100[diff] [blame]333 "movl %esp, %eax\n" \
334 "addl $40, %eax\n" \
335 "pushl %eax\n" \
Graeme Russc39acb42010-04-24 00:05:38 +1000[diff] [blame]336 "pushl %ebp\n" \
337 "pushl %edi\n" \
338 "pushl %esi\n" \
339 "pushl %edx\n" \
340 "pushl %ecx\n" \
341 "pushl %ebx\n" \
342 "mov %esp, %eax\n" \
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]343 "call irq_llsr\n" \
Graeme Russc39acb42010-04-24 00:05:38 +1000[diff] [blame]344 "popl %ebx\n" \
345 "popl %ecx\n" \
346 "popl %edx\n" \
347 "popl %esi\n" \
348 "popl %edi\n" \
349 "popl %ebp\n" \
350 "popl %eax\n" \
Graeme Russ43261532010-10-07 20:03:23 +1100[diff] [blame]351 "popl %eax\n" \
Graeme Russc39acb42010-04-24 00:05:38 +1000[diff] [blame]352 "popl %ds\n" \
353 "popl %es\n" \
354 "popl %fs\n" \
355 "popl %gs\n" \
Graeme Russ43261532010-10-07 20:03:23 +1100[diff] [blame]356 "popl %ss\n" \
Graeme Russc39acb42010-04-24 00:05:38 +1000[diff] [blame]357 "add $4, %esp\n" \
Graeme Russd11b0852009-11-24 20:04:18 +1100[diff] [blame]358 "iret\n" \
359 DECLARE_INTERRUPT(0) \
360 DECLARE_INTERRUPT(1) \
361 DECLARE_INTERRUPT(2) \
362 DECLARE_INTERRUPT(3) \
363 DECLARE_INTERRUPT(4) \
364 DECLARE_INTERRUPT(5) \
365 DECLARE_INTERRUPT(6) \
366 DECLARE_INTERRUPT(7) \
367 DECLARE_INTERRUPT(8) \
368 DECLARE_INTERRUPT(9) \
369 DECLARE_INTERRUPT(10) \
370 DECLARE_INTERRUPT(11) \
371 DECLARE_INTERRUPT(12) \
372 DECLARE_INTERRUPT(13) \
373 DECLARE_INTERRUPT(14) \
374 DECLARE_INTERRUPT(15) \
375 DECLARE_INTERRUPT(16) \
376 DECLARE_INTERRUPT(17) \
377 DECLARE_INTERRUPT(18) \
378 DECLARE_INTERRUPT(19) \
379 DECLARE_INTERRUPT(20) \
380 DECLARE_INTERRUPT(21) \
381 DECLARE_INTERRUPT(22) \
382 DECLARE_INTERRUPT(23) \
383 DECLARE_INTERRUPT(24) \
384 DECLARE_INTERRUPT(25) \
385 DECLARE_INTERRUPT(26) \
386 DECLARE_INTERRUPT(27) \
387 DECLARE_INTERRUPT(28) \
388 DECLARE_INTERRUPT(29) \
389 DECLARE_INTERRUPT(30) \
390 DECLARE_INTERRUPT(31) \
391 DECLARE_INTERRUPT(32) \
392 DECLARE_INTERRUPT(33) \
393 DECLARE_INTERRUPT(34) \
394 DECLARE_INTERRUPT(35) \
395 DECLARE_INTERRUPT(36) \
396 DECLARE_INTERRUPT(37) \
397 DECLARE_INTERRUPT(38) \
398 DECLARE_INTERRUPT(39) \
399 DECLARE_INTERRUPT(40) \
400 DECLARE_INTERRUPT(41) \
401 DECLARE_INTERRUPT(42) \
402 DECLARE_INTERRUPT(43) \
403 DECLARE_INTERRUPT(44) \
404 DECLARE_INTERRUPT(45) \
405 DECLARE_INTERRUPT(46) \
406 DECLARE_INTERRUPT(47) \
407 DECLARE_INTERRUPT(48) \
408 DECLARE_INTERRUPT(49) \
409 DECLARE_INTERRUPT(50) \
410 DECLARE_INTERRUPT(51) \
411 DECLARE_INTERRUPT(52) \
412 DECLARE_INTERRUPT(53) \
413 DECLARE_INTERRUPT(54) \
414 DECLARE_INTERRUPT(55) \
415 DECLARE_INTERRUPT(56) \
416 DECLARE_INTERRUPT(57) \
417 DECLARE_INTERRUPT(58) \
418 DECLARE_INTERRUPT(59) \
419 DECLARE_INTERRUPT(60) \
420 DECLARE_INTERRUPT(61) \
421 DECLARE_INTERRUPT(62) \
422 DECLARE_INTERRUPT(63) \
423 DECLARE_INTERRUPT(64) \
424 DECLARE_INTERRUPT(65) \
425 DECLARE_INTERRUPT(66) \
426 DECLARE_INTERRUPT(67) \
427 DECLARE_INTERRUPT(68) \
428 DECLARE_INTERRUPT(69) \
429 DECLARE_INTERRUPT(70) \
430 DECLARE_INTERRUPT(71) \
431 DECLARE_INTERRUPT(72) \
432 DECLARE_INTERRUPT(73) \
433 DECLARE_INTERRUPT(74) \
434 DECLARE_INTERRUPT(75) \
435 DECLARE_INTERRUPT(76) \
436 DECLARE_INTERRUPT(77) \
437 DECLARE_INTERRUPT(78) \
438 DECLARE_INTERRUPT(79) \
439 DECLARE_INTERRUPT(80) \
440 DECLARE_INTERRUPT(81) \
441 DECLARE_INTERRUPT(82) \
442 DECLARE_INTERRUPT(83) \
443 DECLARE_INTERRUPT(84) \
444 DECLARE_INTERRUPT(85) \
445 DECLARE_INTERRUPT(86) \
446 DECLARE_INTERRUPT(87) \
447 DECLARE_INTERRUPT(88) \
448 DECLARE_INTERRUPT(89) \
449 DECLARE_INTERRUPT(90) \
450 DECLARE_INTERRUPT(91) \
451 DECLARE_INTERRUPT(92) \
452 DECLARE_INTERRUPT(93) \
453 DECLARE_INTERRUPT(94) \
454 DECLARE_INTERRUPT(95) \
455 DECLARE_INTERRUPT(97) \
456 DECLARE_INTERRUPT(96) \
457 DECLARE_INTERRUPT(98) \
458 DECLARE_INTERRUPT(99) \
459 DECLARE_INTERRUPT(100) \
460 DECLARE_INTERRUPT(101) \
461 DECLARE_INTERRUPT(102) \
462 DECLARE_INTERRUPT(103) \
463 DECLARE_INTERRUPT(104) \
464 DECLARE_INTERRUPT(105) \
465 DECLARE_INTERRUPT(106) \
466 DECLARE_INTERRUPT(107) \
467 DECLARE_INTERRUPT(108) \
468 DECLARE_INTERRUPT(109) \
469 DECLARE_INTERRUPT(110) \
470 DECLARE_INTERRUPT(111) \
471 DECLARE_INTERRUPT(112) \
472 DECLARE_INTERRUPT(113) \
473 DECLARE_INTERRUPT(114) \
474 DECLARE_INTERRUPT(115) \
475 DECLARE_INTERRUPT(116) \
476 DECLARE_INTERRUPT(117) \
477 DECLARE_INTERRUPT(118) \
478 DECLARE_INTERRUPT(119) \
479 DECLARE_INTERRUPT(120) \
480 DECLARE_INTERRUPT(121) \
481 DECLARE_INTERRUPT(122) \
482 DECLARE_INTERRUPT(123) \
483 DECLARE_INTERRUPT(124) \
484 DECLARE_INTERRUPT(125) \
485 DECLARE_INTERRUPT(126) \
486 DECLARE_INTERRUPT(127) \
487 DECLARE_INTERRUPT(128) \
488 DECLARE_INTERRUPT(129) \
489 DECLARE_INTERRUPT(130) \
490 DECLARE_INTERRUPT(131) \
491 DECLARE_INTERRUPT(132) \
492 DECLARE_INTERRUPT(133) \
493 DECLARE_INTERRUPT(134) \
494 DECLARE_INTERRUPT(135) \
495 DECLARE_INTERRUPT(136) \
496 DECLARE_INTERRUPT(137) \
497 DECLARE_INTERRUPT(138) \
498 DECLARE_INTERRUPT(139) \
499 DECLARE_INTERRUPT(140) \
500 DECLARE_INTERRUPT(141) \
501 DECLARE_INTERRUPT(142) \
502 DECLARE_INTERRUPT(143) \
503 DECLARE_INTERRUPT(144) \
504 DECLARE_INTERRUPT(145) \
505 DECLARE_INTERRUPT(146) \
506 DECLARE_INTERRUPT(147) \
507 DECLARE_INTERRUPT(148) \
508 DECLARE_INTERRUPT(149) \
509 DECLARE_INTERRUPT(150) \
510 DECLARE_INTERRUPT(151) \
511 DECLARE_INTERRUPT(152) \
512 DECLARE_INTERRUPT(153) \
513 DECLARE_INTERRUPT(154) \
514 DECLARE_INTERRUPT(155) \
515 DECLARE_INTERRUPT(156) \
516 DECLARE_INTERRUPT(157) \
517 DECLARE_INTERRUPT(158) \
518 DECLARE_INTERRUPT(159) \
519 DECLARE_INTERRUPT(160) \
520 DECLARE_INTERRUPT(161) \
521 DECLARE_INTERRUPT(162) \
522 DECLARE_INTERRUPT(163) \
523 DECLARE_INTERRUPT(164) \
524 DECLARE_INTERRUPT(165) \
525 DECLARE_INTERRUPT(166) \
526 DECLARE_INTERRUPT(167) \
527 DECLARE_INTERRUPT(168) \
528 DECLARE_INTERRUPT(169) \
529 DECLARE_INTERRUPT(170) \
530 DECLARE_INTERRUPT(171) \
531 DECLARE_INTERRUPT(172) \
532 DECLARE_INTERRUPT(173) \
533 DECLARE_INTERRUPT(174) \
534 DECLARE_INTERRUPT(175) \
535 DECLARE_INTERRUPT(176) \
536 DECLARE_INTERRUPT(177) \
537 DECLARE_INTERRUPT(178) \
538 DECLARE_INTERRUPT(179) \
539 DECLARE_INTERRUPT(180) \
540 DECLARE_INTERRUPT(181) \
541 DECLARE_INTERRUPT(182) \
542 DECLARE_INTERRUPT(183) \
543 DECLARE_INTERRUPT(184) \
544 DECLARE_INTERRUPT(185) \
545 DECLARE_INTERRUPT(186) \
546 DECLARE_INTERRUPT(187) \
547 DECLARE_INTERRUPT(188) \
548 DECLARE_INTERRUPT(189) \
549 DECLARE_INTERRUPT(190) \
550 DECLARE_INTERRUPT(191) \
551 DECLARE_INTERRUPT(192) \
552 DECLARE_INTERRUPT(193) \
553 DECLARE_INTERRUPT(194) \
554 DECLARE_INTERRUPT(195) \
555 DECLARE_INTERRUPT(196) \
556 DECLARE_INTERRUPT(197) \
557 DECLARE_INTERRUPT(198) \
558 DECLARE_INTERRUPT(199) \
559 DECLARE_INTERRUPT(200) \
560 DECLARE_INTERRUPT(201) \
561 DECLARE_INTERRUPT(202) \
562 DECLARE_INTERRUPT(203) \
563 DECLARE_INTERRUPT(204) \
564 DECLARE_INTERRUPT(205) \
565 DECLARE_INTERRUPT(206) \
566 DECLARE_INTERRUPT(207) \
567 DECLARE_INTERRUPT(208) \
568 DECLARE_INTERRUPT(209) \
569 DECLARE_INTERRUPT(210) \
570 DECLARE_INTERRUPT(211) \
571 DECLARE_INTERRUPT(212) \
572 DECLARE_INTERRUPT(213) \
573 DECLARE_INTERRUPT(214) \
574 DECLARE_INTERRUPT(215) \
575 DECLARE_INTERRUPT(216) \
576 DECLARE_INTERRUPT(217) \
577 DECLARE_INTERRUPT(218) \
578 DECLARE_INTERRUPT(219) \
579 DECLARE_INTERRUPT(220) \
580 DECLARE_INTERRUPT(221) \
581 DECLARE_INTERRUPT(222) \
582 DECLARE_INTERRUPT(223) \
583 DECLARE_INTERRUPT(224) \
584 DECLARE_INTERRUPT(225) \
585 DECLARE_INTERRUPT(226) \
586 DECLARE_INTERRUPT(227) \
587 DECLARE_INTERRUPT(228) \
588 DECLARE_INTERRUPT(229) \
589 DECLARE_INTERRUPT(230) \
590 DECLARE_INTERRUPT(231) \
591 DECLARE_INTERRUPT(232) \
592 DECLARE_INTERRUPT(233) \
593 DECLARE_INTERRUPT(234) \
594 DECLARE_INTERRUPT(235) \
595 DECLARE_INTERRUPT(236) \
596 DECLARE_INTERRUPT(237) \
597 DECLARE_INTERRUPT(238) \
598 DECLARE_INTERRUPT(239) \
599 DECLARE_INTERRUPT(240) \
600 DECLARE_INTERRUPT(241) \
601 DECLARE_INTERRUPT(242) \
602 DECLARE_INTERRUPT(243) \
603 DECLARE_INTERRUPT(244) \
604 DECLARE_INTERRUPT(245) \
605 DECLARE_INTERRUPT(246) \
606 DECLARE_INTERRUPT(247) \
607 DECLARE_INTERRUPT(248) \
608 DECLARE_INTERRUPT(249) \
609 DECLARE_INTERRUPT(250) \
610 DECLARE_INTERRUPT(251) \
611 DECLARE_INTERRUPT(252) \
612 DECLARE_INTERRUPT(253) \
613 DECLARE_INTERRUPT(254) \
614 DECLARE_INTERRUPT(255));