blob: 8b3a54e64c82ae9ddf4141aaa8f22c034dfc16ac [file] [log] [blame]
Jean-Christophe PLAGNIOL-VILLARD9053b5a2009-04-05 13:02:43 +02001#ifndef __ASM_ARM_SYSTEM_H
2#define __ASM_ARM_SYSTEM_H
3
Sergey Temerkhanov064949c2015-10-14 09:55:46 -07004#include <linux/compiler.h>
Tom Rini3b787ef2016-08-01 18:54:53 -04005#include <asm/barriers.h>
Sergey Temerkhanov064949c2015-10-14 09:55:46 -07006
David Feng85fd5f12013-12-14 11:47:35 +08007#ifdef CONFIG_ARM64
8
9/*
10 * SCTLR_EL1/SCTLR_EL2/SCTLR_EL3 bits definitions
11 */
12#define CR_M (1 << 0) /* MMU enable */
13#define CR_A (1 << 1) /* Alignment abort enable */
14#define CR_C (1 << 2) /* Dcache enable */
15#define CR_SA (1 << 3) /* Stack Alignment Check Enable */
16#define CR_I (1 << 12) /* Icache enable */
17#define CR_WXN (1 << 19) /* Write Permision Imply XN */
18#define CR_EE (1 << 25) /* Exception (Big) Endian */
19
Alison Wang73818d52016-11-10 10:49:03 +080020#define ES_TO_AARCH64 1
21#define ES_TO_AARCH32 0
22
23/*
24 * SCR_EL3 bits definitions
25 */
26#define SCR_EL3_RW_AARCH64 (1 << 10) /* Next lower level is AArch64 */
27#define SCR_EL3_RW_AARCH32 (0 << 10) /* Lower lowers level are AArch32 */
28#define SCR_EL3_HCE_EN (1 << 8) /* Hypervisor Call enable */
29#define SCR_EL3_SMD_DIS (1 << 7) /* Secure Monitor Call disable */
30#define SCR_EL3_RES1 (3 << 4) /* Reserved, RES1 */
Chee Hong Angb07ac0c2018-08-20 10:57:34 -070031#define SCR_EL3_EA_EN (1 << 3) /* External aborts taken to EL3 */
Alison Wang73818d52016-11-10 10:49:03 +080032#define SCR_EL3_NS_EN (1 << 0) /* EL0 and EL1 in Non-scure state */
33
34/*
35 * SPSR_EL3/SPSR_EL2 bits definitions
36 */
37#define SPSR_EL_END_LE (0 << 9) /* Exception Little-endian */
38#define SPSR_EL_DEBUG_MASK (1 << 9) /* Debug exception masked */
39#define SPSR_EL_ASYN_MASK (1 << 8) /* Asynchronous data abort masked */
40#define SPSR_EL_SERR_MASK (1 << 8) /* System Error exception masked */
41#define SPSR_EL_IRQ_MASK (1 << 7) /* IRQ exception masked */
42#define SPSR_EL_FIQ_MASK (1 << 6) /* FIQ exception masked */
43#define SPSR_EL_T_A32 (0 << 5) /* AArch32 instruction set A32 */
44#define SPSR_EL_M_AARCH64 (0 << 4) /* Exception taken from AArch64 */
45#define SPSR_EL_M_AARCH32 (1 << 4) /* Exception taken from AArch32 */
46#define SPSR_EL_M_SVC (0x3) /* Exception taken from SVC mode */
47#define SPSR_EL_M_HYP (0xa) /* Exception taken from HYP mode */
48#define SPSR_EL_M_EL1H (5) /* Exception taken from EL1h mode */
49#define SPSR_EL_M_EL2H (9) /* Exception taken from EL2h mode */
50
51/*
52 * CPTR_EL2 bits definitions
53 */
54#define CPTR_EL2_RES1 (3 << 12 | 0x3ff) /* Reserved, RES1 */
55
56/*
57 * SCTLR_EL2 bits definitions
58 */
59#define SCTLR_EL2_RES1 (3 << 28 | 3 << 22 | 1 << 18 | 1 << 16 |\
60 1 << 11 | 3 << 4) /* Reserved, RES1 */
61#define SCTLR_EL2_EE_LE (0 << 25) /* Exception Little-endian */
62#define SCTLR_EL2_WXN_DIS (0 << 19) /* Write permission is not XN */
63#define SCTLR_EL2_ICACHE_DIS (0 << 12) /* Instruction cache disabled */
64#define SCTLR_EL2_SA_DIS (0 << 3) /* Stack Alignment Check disabled */
65#define SCTLR_EL2_DCACHE_DIS (0 << 2) /* Data cache disabled */
66#define SCTLR_EL2_ALIGN_DIS (0 << 1) /* Alignment check disabled */
67#define SCTLR_EL2_MMU_DIS (0) /* MMU disabled */
68
69/*
70 * CNTHCTL_EL2 bits definitions
71 */
72#define CNTHCTL_EL2_EL1PCEN_EN (1 << 1) /* Physical timer regs accessible */
73#define CNTHCTL_EL2_EL1PCTEN_EN (1 << 0) /* Physical counter accessible */
74
75/*
76 * HCR_EL2 bits definitions
77 */
78#define HCR_EL2_RW_AARCH64 (1 << 31) /* EL1 is AArch64 */
79#define HCR_EL2_RW_AARCH32 (0 << 31) /* Lower levels are AArch32 */
80#define HCR_EL2_HCD_DIS (1 << 29) /* Hypervisor Call disabled */
81
82/*
Peter Hoyes55262102021-07-12 15:04:21 +010083 * ID_AA64PFR0_EL1 bits definitions
84 */
85#define ID_AA64PFR0_EL1_EL3 (0xF << 12) /* EL3 implemented */
86#define ID_AA64PFR0_EL1_EL2 (0xF << 8) /* EL2 implemented */
87
88/*
Alison Wang73818d52016-11-10 10:49:03 +080089 * CPACR_EL1 bits definitions
90 */
91#define CPACR_EL1_FPEN_EN (3 << 20) /* SIMD and FP instruction enabled */
92
93/*
94 * SCTLR_EL1 bits definitions
95 */
96#define SCTLR_EL1_RES1 (3 << 28 | 3 << 22 | 1 << 20 |\
97 1 << 11) /* Reserved, RES1 */
98#define SCTLR_EL1_UCI_DIS (0 << 26) /* Cache instruction disabled */
99#define SCTLR_EL1_EE_LE (0 << 25) /* Exception Little-endian */
100#define SCTLR_EL1_WXN_DIS (0 << 19) /* Write permission is not XN */
101#define SCTLR_EL1_NTWE_DIS (0 << 18) /* WFE instruction disabled */
102#define SCTLR_EL1_NTWI_DIS (0 << 16) /* WFI instruction disabled */
103#define SCTLR_EL1_UCT_DIS (0 << 15) /* CTR_EL0 access disabled */
104#define SCTLR_EL1_DZE_DIS (0 << 14) /* DC ZVA instruction disabled */
105#define SCTLR_EL1_ICACHE_DIS (0 << 12) /* Instruction cache disabled */
106#define SCTLR_EL1_UMA_DIS (0 << 9) /* User Mask Access disabled */
107#define SCTLR_EL1_SED_EN (0 << 8) /* SETEND instruction enabled */
108#define SCTLR_EL1_ITD_EN (0 << 7) /* IT instruction enabled */
109#define SCTLR_EL1_CP15BEN_DIS (0 << 5) /* CP15 barrier operation disabled */
110#define SCTLR_EL1_SA0_DIS (0 << 4) /* Stack Alignment EL0 disabled */
111#define SCTLR_EL1_SA_DIS (0 << 3) /* Stack Alignment EL1 disabled */
112#define SCTLR_EL1_DCACHE_DIS (0 << 2) /* Data cache disabled */
113#define SCTLR_EL1_ALIGN_DIS (0 << 1) /* Alignment check disabled */
114#define SCTLR_EL1_MMU_DIS (0) /* MMU disabled */
115
David Feng85fd5f12013-12-14 11:47:35 +0800116#ifndef __ASSEMBLY__
117
Simon Glass1e268642020-05-10 11:39:55 -0600118struct pt_regs;
119
Alexander Grafe317fe82016-03-04 01:09:47 +0100120u64 get_page_table_size(void);
121#define PGTABLE_SIZE get_page_table_size()
Alexander Grafce0a64e2016-03-04 01:09:54 +0100122
123/* 2MB granularity */
124#define MMU_SECTION_SHIFT 21
125#define MMU_SECTION_SIZE (1 << MMU_SECTION_SHIFT)
Alexander Grafe317fe82016-03-04 01:09:47 +0100126
Alexander Graf188c8ff2016-03-16 15:41:20 +0100127/* These constants need to be synced to the MT_ types in asm/armv8/mmu.h */
Siva Durga Prasad Paladuguba2432a2015-06-26 18:05:07 +0530128enum dcache_option {
Alexander Graf188c8ff2016-03-16 15:41:20 +0100129 DCACHE_OFF = 0 << 2,
130 DCACHE_WRITETHROUGH = 3 << 2,
131 DCACHE_WRITEBACK = 4 << 2,
132 DCACHE_WRITEALLOC = 4 << 2,
Siva Durga Prasad Paladuguba2432a2015-06-26 18:05:07 +0530133};
134
David Feng85fd5f12013-12-14 11:47:35 +0800135#define wfi() \
136 ({asm volatile( \
137 "wfi" : : : "memory"); \
138 })
139
140static inline unsigned int current_el(void)
141{
Heinrich Schuchardtea9a22d2020-05-27 20:04:24 +0200142 unsigned long el;
143
David Feng85fd5f12013-12-14 11:47:35 +0800144 asm volatile("mrs %0, CurrentEL" : "=r" (el) : : "cc");
Heinrich Schuchardtea9a22d2020-05-27 20:04:24 +0200145 return 3 & (el >> 2);
David Feng85fd5f12013-12-14 11:47:35 +0800146}
147
148static inline unsigned int get_sctlr(void)
149{
Heinrich Schuchardtea9a22d2020-05-27 20:04:24 +0200150 unsigned int el;
151 unsigned long val;
David Feng85fd5f12013-12-14 11:47:35 +0800152
153 el = current_el();
154 if (el == 1)
155 asm volatile("mrs %0, sctlr_el1" : "=r" (val) : : "cc");
156 else if (el == 2)
157 asm volatile("mrs %0, sctlr_el2" : "=r" (val) : : "cc");
158 else
159 asm volatile("mrs %0, sctlr_el3" : "=r" (val) : : "cc");
160
161 return val;
162}
163
Heinrich Schuchardtea9a22d2020-05-27 20:04:24 +0200164static inline void set_sctlr(unsigned long val)
David Feng85fd5f12013-12-14 11:47:35 +0800165{
166 unsigned int el;
167
168 el = current_el();
169 if (el == 1)
170 asm volatile("msr sctlr_el1, %0" : : "r" (val) : "cc");
171 else if (el == 2)
172 asm volatile("msr sctlr_el2, %0" : : "r" (val) : "cc");
173 else
174 asm volatile("msr sctlr_el3, %0" : : "r" (val) : "cc");
175
176 asm volatile("isb");
177}
178
Sergey Temerkhanov6774e4e2015-10-14 09:55:44 -0700179static inline unsigned long read_mpidr(void)
180{
181 unsigned long val;
182
183 asm volatile("mrs %0, mpidr_el1" : "=r" (val));
184
185 return val;
186}
187
188#define BSP_COREID 0
189
David Feng85fd5f12013-12-14 11:47:35 +0800190void __asm_flush_dcache_all(void);
York Sunef042012014-02-26 13:26:04 -0800191void __asm_invalidate_dcache_all(void);
David Feng85fd5f12013-12-14 11:47:35 +0800192void __asm_flush_dcache_range(u64 start, u64 end);
Simon Glass4415c3b2017-04-05 17:53:18 -0600193
194/**
195 * __asm_invalidate_dcache_range() - Invalidate a range of virtual addresses
196 *
197 * This performance an invalidate from @start to @end - 1. Both addresses
198 * should be cache-aligned, otherwise this function will align the start
199 * address and may continue past the end address.
200 *
201 * Data in the address range is evicted from the cache and is not written back
202 * to memory.
203 *
204 * @start: Start address to invalidate
205 * @end: End address to invalidate up to (exclusive)
206 */
207void __asm_invalidate_dcache_range(u64 start, u64 end);
David Feng85fd5f12013-12-14 11:47:35 +0800208void __asm_invalidate_tlb_all(void);
209void __asm_invalidate_icache_all(void);
Stephen Warrenddb0f632016-10-19 15:18:46 -0600210int __asm_invalidate_l3_dcache(void);
211int __asm_flush_l3_dcache(void);
212int __asm_invalidate_l3_icache(void);
Alexander Grafe317fe82016-03-04 01:09:47 +0100213void __asm_switch_ttbr(u64 new_ttbr);
David Feng85fd5f12013-12-14 11:47:35 +0800214
Alison Wang73818d52016-11-10 10:49:03 +0800215/*
Marek Szyprowskidacbb3b2020-06-03 14:43:41 +0200216 * armv8_switch_to_el2() - switch from EL3 to EL2 for ARMv8
Alison Wang73818d52016-11-10 10:49:03 +0800217 *
218 * @args: For loading 64-bit OS, fdt address.
219 * For loading 32-bit OS, zero.
220 * @mach_nr: For loading 64-bit OS, zero.
221 * For loading 32-bit OS, machine nr
222 * @fdt_addr: For loading 64-bit OS, zero.
223 * For loading 32-bit OS, fdt address.
Alison Wangeb2088d2017-01-17 09:39:17 +0800224 * @arg4: Input argument.
Alison Wang73818d52016-11-10 10:49:03 +0800225 * @entry_point: kernel entry point
226 * @es_flag: execution state flag, ES_TO_AARCH64 or ES_TO_AARCH32
227 */
York Sunffea3e62017-09-28 08:42:14 -0700228void __noreturn armv8_switch_to_el2(u64 args, u64 mach_nr, u64 fdt_addr,
229 u64 arg4, u64 entry_point, u64 es_flag);
Alison Wang73818d52016-11-10 10:49:03 +0800230/*
Marek Szyprowskidacbb3b2020-06-03 14:43:41 +0200231 * armv8_switch_to_el1() - switch from EL2 to EL1 for ARMv8
Alison Wang73818d52016-11-10 10:49:03 +0800232 *
233 * @args: For loading 64-bit OS, fdt address.
234 * For loading 32-bit OS, zero.
235 * @mach_nr: For loading 64-bit OS, zero.
236 * For loading 32-bit OS, machine nr
237 * @fdt_addr: For loading 64-bit OS, zero.
238 * For loading 32-bit OS, fdt address.
Alison Wangeb2088d2017-01-17 09:39:17 +0800239 * @arg4: Input argument.
Alison Wang73818d52016-11-10 10:49:03 +0800240 * @entry_point: kernel entry point
241 * @es_flag: execution state flag, ES_TO_AARCH64 or ES_TO_AARCH32
242 */
243void armv8_switch_to_el1(u64 args, u64 mach_nr, u64 fdt_addr,
Alison Wangeb2088d2017-01-17 09:39:17 +0800244 u64 arg4, u64 entry_point, u64 es_flag);
Alison Wangf547fca2016-11-10 10:49:05 +0800245void armv8_el2_to_aarch32(u64 args, u64 mach_nr, u64 fdt_addr,
Alison Wangeb2088d2017-01-17 09:39:17 +0800246 u64 arg4, u64 entry_point);
David Feng85fd5f12013-12-14 11:47:35 +0800247void gic_init(void);
248void gic_send_sgi(unsigned long sgino);
249void wait_for_wakeup(void);
Ian Campbelld07e7b02015-04-21 07:18:36 +0200250void protect_secure_region(void);
David Feng85fd5f12013-12-14 11:47:35 +0800251void smp_kick_all_cpus(void);
252
York Suna84cd722014-06-23 15:15:54 -0700253void flush_l3_cache(void);
York Sun5bb14e02017-03-06 09:02:33 -0800254void mmu_change_region_attr(phys_addr_t start, size_t size, u64 attrs);
York Suna84cd722014-06-23 15:15:54 -0700255
Sergey Temerkhanov064949c2015-10-14 09:55:46 -0700256/*
Marek Szyprowskidacbb3b2020-06-03 14:43:41 +0200257 * smc_call() - issue a secure monitor call
258 *
259 * Issue a secure monitor call in accordance with ARM "SMC Calling convention",
Sergey Temerkhanov064949c2015-10-14 09:55:46 -0700260 * DEN0028A
261 *
262 * @args: input and output arguments
Sergey Temerkhanov064949c2015-10-14 09:55:46 -0700263 */
264void smc_call(struct pt_regs *args);
265
Alexander Grafa5b18322016-08-16 21:08:46 +0200266void __noreturn psci_system_reset(void);
Rajesh Ravi45bbe712019-11-22 14:50:01 -0800267void __noreturn psci_system_reset2(u32 reset_level, u32 cookie);
Alexander Graf467c83e2016-08-16 21:08:47 +0200268void __noreturn psci_system_off(void);
Beniamino Galvanib8845e12016-05-08 08:30:14 +0200269
macro.wave.z@gmail.com05725ed2016-12-08 11:58:25 +0800270#ifdef CONFIG_ARMV8_PSCI
271extern char __secure_start[];
272extern char __secure_end[];
273extern char __secure_stack_start[];
274extern char __secure_stack_end[];
275
276void armv8_setup_psci(void);
277void psci_setup_vectors(void);
278void psci_arch_init(void);
279#endif
280
David Feng85fd5f12013-12-14 11:47:35 +0800281#endif /* __ASSEMBLY__ */
282
283#else /* CONFIG_ARM64 */
284
Jean-Christophe PLAGNIOL-VILLARD9053b5a2009-04-05 13:02:43 +0200285#ifdef __KERNEL__
286
287#define CPU_ARCH_UNKNOWN 0
288#define CPU_ARCH_ARMv3 1
289#define CPU_ARCH_ARMv4 2
290#define CPU_ARCH_ARMv4T 3
291#define CPU_ARCH_ARMv5 4
292#define CPU_ARCH_ARMv5T 5
293#define CPU_ARCH_ARMv5TE 6
294#define CPU_ARCH_ARMv5TEJ 7
295#define CPU_ARCH_ARMv6 8
296#define CPU_ARCH_ARMv7 9
297
298/*
299 * CR1 bits (CP#15 CR1)
300 */
301#define CR_M (1 << 0) /* MMU enable */
302#define CR_A (1 << 1) /* Alignment abort enable */
303#define CR_C (1 << 2) /* Dcache enable */
304#define CR_W (1 << 3) /* Write buffer enable */
305#define CR_P (1 << 4) /* 32-bit exception handler */
306#define CR_D (1 << 5) /* 32-bit data address range */
307#define CR_L (1 << 6) /* Implementation defined */
308#define CR_B (1 << 7) /* Big endian */
309#define CR_S (1 << 8) /* System MMU protection */
310#define CR_R (1 << 9) /* ROM MMU protection */
311#define CR_F (1 << 10) /* Implementation defined */
312#define CR_Z (1 << 11) /* Implementation defined */
313#define CR_I (1 << 12) /* Icache enable */
314#define CR_V (1 << 13) /* Vectors relocated to 0xffff0000 */
315#define CR_RR (1 << 14) /* Round Robin cache replacement */
316#define CR_L4 (1 << 15) /* LDR pc can set T bit */
317#define CR_DT (1 << 16)
318#define CR_IT (1 << 18)
319#define CR_ST (1 << 19)
320#define CR_FI (1 << 21) /* Fast interrupt (lower latency mode) */
321#define CR_U (1 << 22) /* Unaligned access operation */
322#define CR_XP (1 << 23) /* Extended page tables */
323#define CR_VE (1 << 24) /* Vectored interrupts */
324#define CR_EE (1 << 25) /* Exception (Big) Endian */
325#define CR_TRE (1 << 28) /* TEX remap enable */
326#define CR_AFE (1 << 29) /* Access flag enable */
327#define CR_TE (1 << 30) /* Thumb exception enable */
328
Alexander Grafae6c2bc2016-03-16 15:41:21 +0100329#if defined(CONFIG_ARMV7_LPAE) && !defined(PGTABLE_SIZE)
330#define PGTABLE_SIZE (4096 * 5)
331#elif !defined(PGTABLE_SIZE)
David Feng85fd5f12013-12-14 11:47:35 +0800332#define PGTABLE_SIZE (4096 * 4)
Sergey Temerkhanov78eaa492015-10-14 09:55:45 -0700333#endif
David Feng85fd5f12013-12-14 11:47:35 +0800334
Jean-Christophe PLAGNIOL-VILLARD9053b5a2009-04-05 13:02:43 +0200335/*
336 * This is used to ensure the compiler did actually allocate the register we
337 * asked it for some inline assembly sequences. Apparently we can't trust
338 * the compiler from one version to another so a bit of paranoia won't hurt.
339 * This string is meant to be concatenated with the inline asm string and
340 * will cause compilation to stop on mismatch.
341 * (for details, see gcc PR 15089)
342 */
343#define __asmeq(x, y) ".ifnc " x "," y " ; .err ; .endif\n\t"
344
345#ifndef __ASSEMBLY__
346
Keerthy61488c12016-09-14 10:43:32 +0530347#ifdef CONFIG_ARMV7_LPAE
348void switch_to_hypervisor_ret(void);
349#endif
350
Jean-Christophe PLAGNIOL-VILLARD9053b5a2009-04-05 13:02:43 +0200351#define nop() __asm__ __volatile__("mov\tr0,r0\t@ nop\n\t");
352
Rob Herringaa470302012-12-02 17:06:21 +0000353#ifdef __ARM_ARCH_7A__
354#define wfi() __asm__ __volatile__ ("wfi" : : : "memory")
355#else
356#define wfi()
357#endif
358
Alexander Grafae6c2bc2016-03-16 15:41:21 +0100359static inline unsigned long get_cpsr(void)
360{
361 unsigned long cpsr;
362
363 asm volatile("mrs %0, cpsr" : "=r"(cpsr): );
364 return cpsr;
365}
366
367static inline int is_hyp(void)
368{
369#ifdef CONFIG_ARMV7_LPAE
370 /* HYP mode requires LPAE ... */
371 return ((get_cpsr() & 0x1f) == 0x1a);
372#else
373 /* ... so without LPAE support we can optimize all hyp code away */
374 return 0;
375#endif
376}
377
Jean-Christophe PLAGNIOL-VILLARD9053b5a2009-04-05 13:02:43 +0200378static inline unsigned int get_cr(void)
379{
380 unsigned int val;
Alexander Grafae6c2bc2016-03-16 15:41:21 +0100381
382 if (is_hyp())
383 asm volatile("mrc p15, 4, %0, c1, c0, 0 @ get CR" : "=r" (val)
384 :
385 : "cc");
386 else
387 asm volatile("mrc p15, 0, %0, c1, c0, 0 @ get CR" : "=r" (val)
388 :
389 : "cc");
Jean-Christophe PLAGNIOL-VILLARD9053b5a2009-04-05 13:02:43 +0200390 return val;
391}
392
393static inline void set_cr(unsigned int val)
394{
Alexander Grafae6c2bc2016-03-16 15:41:21 +0100395 if (is_hyp())
396 asm volatile("mcr p15, 4, %0, c1, c0, 0 @ set CR" :
397 : "r" (val)
398 : "cc");
399 else
400 asm volatile("mcr p15, 0, %0, c1, c0, 0 @ set CR" :
401 : "r" (val)
402 : "cc");
Jean-Christophe PLAGNIOL-VILLARD9053b5a2009-04-05 13:02:43 +0200403 isb();
404}
405
Alexander Grafae6c2bc2016-03-16 15:41:21 +0100406#ifdef CONFIG_ARMV7_LPAE
407/* Long-Descriptor Translation Table Level 1/2 Bits */
408#define TTB_SECT_XN_MASK (1ULL << 54)
409#define TTB_SECT_NG_MASK (1 << 11)
410#define TTB_SECT_AF (1 << 10)
411#define TTB_SECT_SH_MASK (3 << 8)
412#define TTB_SECT_NS_MASK (1 << 5)
413#define TTB_SECT_AP (1 << 6)
414/* Note: TTB AP bits are set elsewhere */
415#define TTB_SECT_MAIR(x) ((x & 0x7) << 2) /* Index into MAIR */
416#define TTB_SECT (1 << 0)
417#define TTB_PAGETABLE (3 << 0)
418
419/* TTBCR flags */
420#define TTBCR_EAE (1 << 31)
421#define TTBCR_T0SZ(x) ((x) << 0)
422#define TTBCR_T1SZ(x) ((x) << 16)
423#define TTBCR_USING_TTBR0 (TTBCR_T0SZ(0) | TTBCR_T1SZ(0))
424#define TTBCR_IRGN0_NC (0 << 8)
425#define TTBCR_IRGN0_WBWA (1 << 8)
426#define TTBCR_IRGN0_WT (2 << 8)
427#define TTBCR_IRGN0_WBNWA (3 << 8)
428#define TTBCR_IRGN0_MASK (3 << 8)
429#define TTBCR_ORGN0_NC (0 << 10)
430#define TTBCR_ORGN0_WBWA (1 << 10)
431#define TTBCR_ORGN0_WT (2 << 10)
432#define TTBCR_ORGN0_WBNWA (3 << 10)
433#define TTBCR_ORGN0_MASK (3 << 10)
434#define TTBCR_SHARED_NON (0 << 12)
435#define TTBCR_SHARED_OUTER (2 << 12)
436#define TTBCR_SHARED_INNER (3 << 12)
437#define TTBCR_EPD0 (0 << 7)
438
439/*
Ard Biesheuveldeb4edb2020-07-07 12:07:07 +0200440 * VMSAv8-32 Long-descriptor format memory region attributes
441 * (ARM Architecture Reference Manual section G5.7.4 [DDI0487E.a])
442 *
443 * MAIR0[ 7: 0] 0x00 Device-nGnRnE (aka Strongly-Ordered)
444 * MAIR0[15: 8] 0xaa Outer/Inner Write-Through, Read-Allocate No Write-Allocate
445 * MAIR0[23:16] 0xee Outer/Inner Write-Back, Read-Allocate No Write-Allocate
446 * MAIR0[31:24] 0xff Outer/Inner Write-Back, Read-Allocate Write-Allocate
Alexander Grafae6c2bc2016-03-16 15:41:21 +0100447 */
Ard Biesheuveldeb4edb2020-07-07 12:07:07 +0200448#define MEMORY_ATTRIBUTES ((0x00 << (0 * 8)) | (0xaa << (1 * 8)) | \
449 (0xee << (2 * 8)) | (0xff << (3 * 8)))
Alexander Grafae6c2bc2016-03-16 15:41:21 +0100450
451/* options available for data cache on each page */
452enum dcache_option {
Keerthy266c8c12016-10-29 15:19:10 +0530453 DCACHE_OFF = TTB_SECT | TTB_SECT_MAIR(0) | TTB_SECT_XN_MASK,
Alexander Grafae6c2bc2016-03-16 15:41:21 +0100454 DCACHE_WRITETHROUGH = TTB_SECT | TTB_SECT_MAIR(1),
455 DCACHE_WRITEBACK = TTB_SECT | TTB_SECT_MAIR(2),
456 DCACHE_WRITEALLOC = TTB_SECT | TTB_SECT_MAIR(3),
457};
Lokesh Vutla81b1a672018-04-26 18:21:26 +0530458#elif defined(CONFIG_CPU_V7A)
Bryan Brinsko29d23ec2015-03-24 11:25:12 -0500459/* Short-Descriptor Translation Table Level 1 Bits */
460#define TTB_SECT_NS_MASK (1 << 19)
461#define TTB_SECT_NG_MASK (1 << 17)
462#define TTB_SECT_S_MASK (1 << 16)
463/* Note: TTB AP bits are set elsewhere */
Alexander Grafae6c2bc2016-03-16 15:41:21 +0100464#define TTB_SECT_AP (3 << 10)
Bryan Brinsko29d23ec2015-03-24 11:25:12 -0500465#define TTB_SECT_TEX(x) ((x & 0x7) << 12)
466#define TTB_SECT_DOMAIN(x) ((x & 0xf) << 5)
467#define TTB_SECT_XN_MASK (1 << 4)
468#define TTB_SECT_C_MASK (1 << 3)
469#define TTB_SECT_B_MASK (1 << 2)
Patrick Delaunayd1332612021-02-05 13:53:35 +0100470#define TTB_SECT (2 << 0)
Bryan Brinsko29d23ec2015-03-24 11:25:12 -0500471
Ard Biesheuveldeb4edb2020-07-07 12:07:07 +0200472/*
473 * Short-descriptor format memory region attributes, without TEX remap
474 * (ARM Architecture Reference Manual section G5.7.2 [DDI0487E.a])
475 *
476 * TEX[0] C B
477 * 0 0 0 Device-nGnRnE (aka Strongly-Ordered)
478 * 0 1 0 Outer/Inner Write-Through, Read-Allocate No Write-Allocate
479 * 0 1 1 Outer/Inner Write-Back, Read-Allocate No Write-Allocate
480 * 1 1 1 Outer/Inner Write-Back, Read-Allocate Write-Allocate
481 */
Simon Glassa4f20792012-10-17 13:24:53 +0000482enum dcache_option {
Marek Vasutd6e436e2015-12-29 19:44:02 +0100483 DCACHE_OFF = TTB_SECT_DOMAIN(0) | TTB_SECT_XN_MASK | TTB_SECT,
Patrick Delaunay061801e2021-02-05 13:53:34 +0100484 DCACHE_WRITETHROUGH = TTB_SECT_DOMAIN(0) | TTB_SECT | TTB_SECT_C_MASK,
Bryan Brinsko29d23ec2015-03-24 11:25:12 -0500485 DCACHE_WRITEBACK = DCACHE_WRITETHROUGH | TTB_SECT_B_MASK,
486 DCACHE_WRITEALLOC = DCACHE_WRITEBACK | TTB_SECT_TEX(1),
487};
488#else
Alexander Grafae6c2bc2016-03-16 15:41:21 +0100489#define TTB_SECT_AP (3 << 10)
Bryan Brinsko29d23ec2015-03-24 11:25:12 -0500490/* options available for data cache on each page */
491enum dcache_option {
Simon Glassa4f20792012-10-17 13:24:53 +0000492 DCACHE_OFF = 0x12,
493 DCACHE_WRITETHROUGH = 0x1a,
494 DCACHE_WRITEBACK = 0x1e,
Marek Vasut79b90722014-09-15 02:44:36 +0200495 DCACHE_WRITEALLOC = 0x16,
Simon Glassa4f20792012-10-17 13:24:53 +0000496};
Bryan Brinsko29d23ec2015-03-24 11:25:12 -0500497#endif
Simon Glassa4f20792012-10-17 13:24:53 +0000498
Patrick Delaunayd7e6a1d2020-04-24 20:20:16 +0200499#if defined(CONFIG_SYS_ARM_CACHE_WRITETHROUGH)
500#define DCACHE_DEFAULT_OPTION DCACHE_WRITETHROUGH
501#elif defined(CONFIG_SYS_ARM_CACHE_WRITEALLOC)
502#define DCACHE_DEFAULT_OPTION DCACHE_WRITEALLOC
503#elif defined(CONFIG_SYS_ARM_CACHE_WRITEBACK)
504#define DCACHE_DEFAULT_OPTION DCACHE_WRITEBACK
505#endif
506
Simon Glassa4f20792012-10-17 13:24:53 +0000507/* Size of an MMU section */
508enum {
Alexander Grafae6c2bc2016-03-16 15:41:21 +0100509#ifdef CONFIG_ARMV7_LPAE
510 MMU_SECTION_SHIFT = 21, /* 2MB */
511#else
512 MMU_SECTION_SHIFT = 20, /* 1MB */
513#endif
Simon Glassa4f20792012-10-17 13:24:53 +0000514 MMU_SECTION_SIZE = 1 << MMU_SECTION_SHIFT,
515};
516
Lokesh Vutla81b1a672018-04-26 18:21:26 +0530517#ifdef CONFIG_CPU_V7A
Bryan Brinsko29d23ec2015-03-24 11:25:12 -0500518/* TTBR0 bits */
519#define TTBR0_BASE_ADDR_MASK 0xFFFFC000
520#define TTBR0_RGN_NC (0 << 3)
521#define TTBR0_RGN_WBWA (1 << 3)
522#define TTBR0_RGN_WT (2 << 3)
523#define TTBR0_RGN_WB (3 << 3)
524/* TTBR0[6] is IRGN[0] and TTBR[0] is IRGN[1] */
525#define TTBR0_IRGN_NC (0 << 0 | 0 << 6)
526#define TTBR0_IRGN_WBWA (0 << 0 | 1 << 6)
527#define TTBR0_IRGN_WT (1 << 0 | 0 << 6)
528#define TTBR0_IRGN_WB (1 << 0 | 1 << 6)
529#endif
530
Simon Glassa4f20792012-10-17 13:24:53 +0000531/**
Marek Szyprowskidacbb3b2020-06-03 14:43:41 +0200532 * mmu_page_table_flush() - register an update to page tables
533 *
Simon Glassa4f20792012-10-17 13:24:53 +0000534 * Register an update to the page tables, and flush the TLB
535 *
Marek Szyprowskidacbb3b2020-06-03 14:43:41 +0200536 * @start: start address of update in page table
537 * @stop: stop address of update in page table
Simon Glassa4f20792012-10-17 13:24:53 +0000538 */
539void mmu_page_table_flush(unsigned long start, unsigned long stop);
540
Patrick Delaunay9c59d862019-07-22 14:19:20 +0200541#ifdef CONFIG_ARMV7_PSCI
542void psci_arch_cpu_entry(void);
Masahiro Yamadab047d1b2020-05-20 11:43:34 +0900543void psci_arch_init(void);
Patrick Delaunay9c59d862019-07-22 14:19:20 +0200544u32 psci_version(void);
545s32 psci_features(u32 function_id, u32 psci_fid);
546s32 psci_cpu_off(void);
547s32 psci_cpu_on(u32 function_id, u32 target_cpu, u32 pc,
548 u32 context_id);
549s32 psci_affinity_info(u32 function_id, u32 target_affinity,
550 u32 lowest_affinity_level);
551u32 psci_migrate_info_type(void);
552void psci_system_off(void);
553void psci_system_reset(void);
554s32 psci_features(u32 function_id, u32 psci_fid);
555#endif
556
Jean-Christophe PLAGNIOL-VILLARD9053b5a2009-04-05 13:02:43 +0200557#endif /* __ASSEMBLY__ */
558
559#define arch_align_stack(x) (x)
560
561#endif /* __KERNEL__ */
562
David Feng85fd5f12013-12-14 11:47:35 +0800563#endif /* CONFIG_ARM64 */
564
Siva Durga Prasad Paladuguba2432a2015-06-26 18:05:07 +0530565#ifndef __ASSEMBLY__
566/**
Philipp Tomsichcd36d452017-10-10 16:21:11 +0200567 * save_boot_params() - Save boot parameters before starting reset sequence
568 *
569 * If you provide this function it will be called immediately U-Boot starts,
570 * both for SPL and U-Boot proper.
571 *
572 * All registers are unchanged from U-Boot entry. No registers need be
573 * preserved.
574 *
575 * This is not a normal C function. There is no stack. Return by branching to
576 * save_boot_params_ret.
577 *
578 * void save_boot_params(u32 r0, u32 r1, u32 r2, u32 r3);
579 */
580
581/**
582 * save_boot_params_ret() - Return from save_boot_params()
583 *
584 * If you provide save_boot_params(), then you should jump back to this
585 * function when done. Try to preserve all registers.
586 *
587 * If your implementation of save_boot_params() is in C then it is acceptable
588 * to simply call save_boot_params_ret() at the end of your function. Since
589 * there is no link register set up, you cannot just exit the function. U-Boot
590 * will return to the (initialised) value of lr, and likely crash/hang.
591 *
592 * If your implementation of save_boot_params() is in assembler then you
593 * should use 'b' or 'bx' to return to save_boot_params_ret.
594 */
595void save_boot_params_ret(void);
596
597/**
Marek Szyprowskif76fb512020-06-03 14:43:42 +0200598 * mmu_set_region_dcache_behaviour_phys() - set virt/phys mapping
599 *
600 * Change the virt/phys mapping and cache settings for a region.
601 *
602 * @virt: virtual start address of memory region to change
603 * @phys: physical address for the memory region to set
604 * @size: size of memory region to change
605 * @option: dcache option to select
606 */
607void mmu_set_region_dcache_behaviour_phys(phys_addr_t virt, phys_addr_t phys,
608 size_t size, enum dcache_option option);
609
610/**
Marek Szyprowskidacbb3b2020-06-03 14:43:41 +0200611 * mmu_set_region_dcache_behaviour() - set cache settings
612 *
Siva Durga Prasad Paladuguba2432a2015-06-26 18:05:07 +0530613 * Change the cache settings for a region.
614 *
Marek Szyprowskidacbb3b2020-06-03 14:43:41 +0200615 * @start: start address of memory region to change
616 * @size: size of memory region to change
617 * @option: dcache option to select
Siva Durga Prasad Paladuguba2432a2015-06-26 18:05:07 +0530618 */
619void mmu_set_region_dcache_behaviour(phys_addr_t start, size_t size,
620 enum dcache_option option);
621
Stephen Warrenfbdcd222015-10-05 12:08:59 -0600622#ifdef CONFIG_SYS_NONCACHED_MEMORY
Ovidiu Panait1c45ed92020-11-28 10:43:13 +0200623/**
624 * noncached_init() - Initialize non-cached memory region
625 *
626 * Initialize non-cached memory area. This memory region will be typically
627 * located right below the malloc() area and mapped uncached in the MMU.
628 *
629 * It is called during the generic post-relocation init sequence.
630 *
631 * Return: 0 if OK
632 */
633int noncached_init(void);
634
Stephen Warrenfbdcd222015-10-05 12:08:59 -0600635phys_addr_t noncached_alloc(size_t size, size_t align);
636#endif /* CONFIG_SYS_NONCACHED_MEMORY */
637
Siva Durga Prasad Paladuguba2432a2015-06-26 18:05:07 +0530638#endif /* __ASSEMBLY__ */
639
Jean-Christophe PLAGNIOL-VILLARD9053b5a2009-04-05 13:02:43 +0200640#endif