blob: 1753faec1d9b7887d80bf93231b5ed92faab4eed [file] [log] [blame]
Ian Campbell6efe3692014-05-05 11:52:26 +01001/*
2 * (C) Copyright 2012 Henrik Nordstrom <henrik@henriknordstrom.net>
3 *
4 * (C) Copyright 2007-2011
5 * Allwinner Technology Co., Ltd. <www.allwinnertech.com>
6 * Tom Cubie <tangliang@allwinnertech.com>
7 *
8 * Some init for sunxi platform.
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13#include <common.h>
Daniel Kochmańskie8b97e22015-05-29 16:55:42 +020014#include <mmc.h>
Hans de Goede3352b222014-06-13 22:55:49 +020015#include <i2c.h>
Ian Campbell6efe3692014-05-05 11:52:26 +010016#include <serial.h>
Ian Campbell6efe3692014-05-05 11:52:26 +010017#include <spl.h>
Ian Campbell6efe3692014-05-05 11:52:26 +010018#include <asm/gpio.h>
19#include <asm/io.h>
20#include <asm/arch/clock.h>
21#include <asm/arch/gpio.h>
Bernhard Nortmannead498a2015-09-17 18:52:52 +020022#include <asm/arch/spl.h>
Ian Campbell6efe3692014-05-05 11:52:26 +010023#include <asm/arch/sys_proto.h>
24#include <asm/arch/timer.h>
Chen-Yu Tsaifcc7b702015-08-25 10:49:19 +080025#include <asm/arch/tzpc.h>
Daniel Kochmańskie8b97e22015-05-29 16:55:42 +020026#include <asm/arch/mmc.h>
Ian Campbell6efe3692014-05-05 11:52:26 +010027
Ian Campbelld41e2f672014-07-06 20:03:20 +010028#include <linux/compiler.h>
29
Simon Glass5debe1f2015-02-07 10:47:30 -070030struct fel_stash {
31 uint32_t sp;
32 uint32_t lr;
Siarhei Siamashka7ef91f02015-02-16 10:23:59 +020033 uint32_t cpsr;
34 uint32_t sctlr;
35 uint32_t vbar;
36 uint32_t cr;
Simon Glass5debe1f2015-02-07 10:47:30 -070037};
38
39struct fel_stash fel_stash __attribute__((section(".data")));
40
Andre Przywara3a63c232017-02-16 01:20:24 +000041#ifdef CONFIG_ARM64
Siarhei Siamashka26c50fb2016-03-29 17:29:10 +020042#include <asm/armv8/mmu.h>
43
44static struct mm_region sunxi_mem_map[] = {
45 {
46 /* SRAM, MMIO regions */
York Sunc7104e52016-06-24 16:46:22 -070047 .virt = 0x0UL,
48 .phys = 0x0UL,
Siarhei Siamashka26c50fb2016-03-29 17:29:10 +020049 .size = 0x40000000UL,
50 .attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
51 PTE_BLOCK_NON_SHARE
52 }, {
53 /* RAM */
York Sunc7104e52016-06-24 16:46:22 -070054 .virt = 0x40000000UL,
55 .phys = 0x40000000UL,
Siarhei Siamashka26c50fb2016-03-29 17:29:10 +020056 .size = 0x80000000UL,
57 .attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) |
58 PTE_BLOCK_INNER_SHARE
59 }, {
60 /* List terminator */
61 0,
62 }
63};
64struct mm_region *mem_map = sunxi_mem_map;
65#endif
66
Simon Glass87356822014-12-23 12:04:52 -070067static int gpio_init(void)
Ian Campbell6efe3692014-05-05 11:52:26 +010068{
Chen-Yu Tsaid4ea92b2014-10-22 16:47:42 +080069#if CONFIG_CONS_INDEX == 1 && defined(CONFIG_UART0_PORT_F)
Chen-Yu Tsaicc2605e2016-11-30 14:57:32 +080070#if defined(CONFIG_MACH_SUN4I) || \
71 defined(CONFIG_MACH_SUN7I) || \
72 defined(CONFIG_MACH_SUN8I_R40)
Chen-Yu Tsaid4ea92b2014-10-22 16:47:42 +080073 /* disable GPB22,23 as uart0 tx,rx to avoid conflict */
74 sunxi_gpio_set_cfgpin(SUNXI_GPB(22), SUNXI_GPIO_INPUT);
75 sunxi_gpio_set_cfgpin(SUNXI_GPB(23), SUNXI_GPIO_INPUT);
76#endif
Chen-Yu Tsaicc2605e2016-11-30 14:57:32 +080077#if defined(CONFIG_MACH_SUN8I) && !defined(CONFIG_MACH_SUN8I_R40)
Chen-Yu Tsaida2f3332015-06-23 19:57:23 +080078 sunxi_gpio_set_cfgpin(SUNXI_GPF(2), SUN8I_GPF_UART0);
79 sunxi_gpio_set_cfgpin(SUNXI_GPF(4), SUN8I_GPF_UART0);
Paul Kocialkowskiae358a42015-03-22 18:12:22 +010080#else
Chen-Yu Tsaida2f3332015-06-23 19:57:23 +080081 sunxi_gpio_set_cfgpin(SUNXI_GPF(2), SUNXI_GPF_UART0);
82 sunxi_gpio_set_cfgpin(SUNXI_GPF(4), SUNXI_GPF_UART0);
Paul Kocialkowskiae358a42015-03-22 18:12:22 +010083#endif
Chen-Yu Tsaid4ea92b2014-10-22 16:47:42 +080084 sunxi_gpio_set_pull(SUNXI_GPF(4), 1);
Chen-Yu Tsaicc2605e2016-11-30 14:57:32 +080085#elif CONFIG_CONS_INDEX == 1 && (defined(CONFIG_MACH_SUN4I) || \
86 defined(CONFIG_MACH_SUN7I) || \
87 defined(CONFIG_MACH_SUN8I_R40))
Paul Kocialkowskiae358a42015-03-22 18:12:22 +010088 sunxi_gpio_set_cfgpin(SUNXI_GPB(22), SUN4I_GPB_UART0);
89 sunxi_gpio_set_cfgpin(SUNXI_GPB(23), SUN4I_GPB_UART0);
Chen-Yu Tsai4e526e22014-10-03 20:16:21 +080090 sunxi_gpio_set_pull(SUNXI_GPB(23), SUNXI_GPIO_PULL_UP);
Ian Campbell8f32aaa2014-10-24 21:20:47 +010091#elif CONFIG_CONS_INDEX == 1 && defined(CONFIG_MACH_SUN5I)
Paul Kocialkowskiae358a42015-03-22 18:12:22 +010092 sunxi_gpio_set_cfgpin(SUNXI_GPB(19), SUN5I_GPB_UART0);
93 sunxi_gpio_set_cfgpin(SUNXI_GPB(20), SUN5I_GPB_UART0);
Chen-Yu Tsai4e526e22014-10-03 20:16:21 +080094 sunxi_gpio_set_pull(SUNXI_GPB(20), SUNXI_GPIO_PULL_UP);
Ian Campbell8f32aaa2014-10-24 21:20:47 +010095#elif CONFIG_CONS_INDEX == 1 && defined(CONFIG_MACH_SUN6I)
Paul Kocialkowskiae358a42015-03-22 18:12:22 +010096 sunxi_gpio_set_cfgpin(SUNXI_GPH(20), SUN6I_GPH_UART0);
97 sunxi_gpio_set_cfgpin(SUNXI_GPH(21), SUN6I_GPH_UART0);
Maxime Ripardf139f1e2014-10-03 20:16:28 +080098 sunxi_gpio_set_pull(SUNXI_GPH(21), SUNXI_GPIO_PULL_UP);
Chen-Yu Tsai28b71922015-06-23 19:57:25 +080099#elif CONFIG_CONS_INDEX == 1 && defined(CONFIG_MACH_SUN8I_A33)
100 sunxi_gpio_set_cfgpin(SUNXI_GPB(0), SUN8I_A33_GPB_UART0);
101 sunxi_gpio_set_cfgpin(SUNXI_GPB(1), SUN8I_A33_GPB_UART0);
102 sunxi_gpio_set_pull(SUNXI_GPB(1), SUNXI_GPIO_PULL_UP);
Andre Przywara5fb97432017-02-16 01:20:27 +0000103#elif CONFIG_CONS_INDEX == 1 && defined(CONFIG_MACH_SUNXI_H3_H5)
Jens Kuskef9770722015-11-17 15:12:58 +0100104 sunxi_gpio_set_cfgpin(SUNXI_GPA(4), SUN8I_H3_GPA_UART0);
105 sunxi_gpio_set_cfgpin(SUNXI_GPA(5), SUN8I_H3_GPA_UART0);
106 sunxi_gpio_set_pull(SUNXI_GPA(5), SUNXI_GPIO_PULL_UP);
Siarhei Siamashka26c50fb2016-03-29 17:29:10 +0200107#elif CONFIG_CONS_INDEX == 1 && defined(CONFIG_MACH_SUN50I)
108 sunxi_gpio_set_cfgpin(SUNXI_GPB(8), SUN50I_GPB_UART0);
109 sunxi_gpio_set_cfgpin(SUNXI_GPB(9), SUN50I_GPB_UART0);
110 sunxi_gpio_set_pull(SUNXI_GPB(9), SUNXI_GPIO_PULL_UP);
vishnupatekar133bfbe2015-11-29 01:07:20 +0800111#elif CONFIG_CONS_INDEX == 1 && defined(CONFIG_MACH_SUN8I_A83T)
112 sunxi_gpio_set_cfgpin(SUNXI_GPB(9), SUN8I_A83T_GPB_UART0);
113 sunxi_gpio_set_cfgpin(SUNXI_GPB(10), SUN8I_A83T_GPB_UART0);
114 sunxi_gpio_set_pull(SUNXI_GPB(10), SUNXI_GPIO_PULL_UP);
Icenowy Zheng52e61882017-04-08 15:30:12 +0800115#elif CONFIG_CONS_INDEX == 1 && defined(CONFIG_MACH_SUN8I_V3S)
116 sunxi_gpio_set_cfgpin(SUNXI_GPB(8), SUN8I_V3S_GPB_UART0);
117 sunxi_gpio_set_cfgpin(SUNXI_GPB(9), SUN8I_V3S_GPB_UART0);
118 sunxi_gpio_set_pull(SUNXI_GPB(9), SUNXI_GPIO_PULL_UP);
Hans de Goede7bfe2bb2015-01-13 19:25:06 +0100119#elif CONFIG_CONS_INDEX == 1 && defined(CONFIG_MACH_SUN9I)
120 sunxi_gpio_set_cfgpin(SUNXI_GPH(12), SUN9I_GPH_UART0);
121 sunxi_gpio_set_cfgpin(SUNXI_GPH(13), SUN9I_GPH_UART0);
122 sunxi_gpio_set_pull(SUNXI_GPH(13), SUNXI_GPIO_PULL_UP);
Ian Campbell8f32aaa2014-10-24 21:20:47 +0100123#elif CONFIG_CONS_INDEX == 2 && defined(CONFIG_MACH_SUN5I)
Paul Kocialkowskiae358a42015-03-22 18:12:22 +0100124 sunxi_gpio_set_cfgpin(SUNXI_GPG(3), SUN5I_GPG_UART1);
125 sunxi_gpio_set_cfgpin(SUNXI_GPG(4), SUN5I_GPG_UART1);
Chen-Yu Tsai4e526e22014-10-03 20:16:21 +0800126 sunxi_gpio_set_pull(SUNXI_GPG(4), SUNXI_GPIO_PULL_UP);
Laurent Itti20dfe002015-05-05 17:02:00 -0700127#elif CONFIG_CONS_INDEX == 3 && defined(CONFIG_MACH_SUN8I)
128 sunxi_gpio_set_cfgpin(SUNXI_GPB(0), SUN8I_GPB_UART2);
129 sunxi_gpio_set_cfgpin(SUNXI_GPB(1), SUN8I_GPB_UART2);
130 sunxi_gpio_set_pull(SUNXI_GPB(1), SUNXI_GPIO_PULL_UP);
Ian Campbell8f32aaa2014-10-24 21:20:47 +0100131#elif CONFIG_CONS_INDEX == 5 && defined(CONFIG_MACH_SUN8I)
Paul Kocialkowskiae358a42015-03-22 18:12:22 +0100132 sunxi_gpio_set_cfgpin(SUNXI_GPL(2), SUN8I_GPL_R_UART);
133 sunxi_gpio_set_cfgpin(SUNXI_GPL(3), SUN8I_GPL_R_UART);
Chen-Yu Tsai6ee63882014-10-22 16:47:47 +0800134 sunxi_gpio_set_pull(SUNXI_GPL(3), SUNXI_GPIO_PULL_UP);
Hans de Goede8c1c7822014-06-09 11:36:58 +0200135#else
136#error Unsupported console port number. Please fix pin mux settings in board.c
137#endif
Ian Campbell6efe3692014-05-05 11:52:26 +0100138
139 return 0;
140}
Simon Glass87356822014-12-23 12:04:52 -0700141
Andre Przywaraa563adc2017-01-02 11:48:45 +0000142#if defined(CONFIG_SPL_BOARD_LOAD_IMAGE) && defined(CONFIG_SPL_BUILD)
Simon Glassee306792016-09-24 18:20:13 -0600143static int spl_board_load_image(struct spl_image_info *spl_image,
144 struct spl_boot_device *bootdev)
Simon Glass5debe1f2015-02-07 10:47:30 -0700145{
146 debug("Returning to FEL sp=%x, lr=%x\n", fel_stash.sp, fel_stash.lr);
147 return_to_fel(fel_stash.sp, fel_stash.lr);
Nikita Kiryanov33eefe42015-11-08 17:11:49 +0200148
149 return 0;
Simon Glass5debe1f2015-02-07 10:47:30 -0700150}
Simon Glass4fc1f252016-11-30 15:30:50 -0700151SPL_LOAD_IMAGE_METHOD("FEL", 0, BOOT_DEVICE_BOARD, spl_board_load_image);
Simon Glassa4996482016-09-24 18:20:12 -0600152#endif
Simon Glass5debe1f2015-02-07 10:47:30 -0700153
Hans de Goedeb42b04d2015-01-21 16:24:05 +0100154void s_init(void)
Simon Glass87356822014-12-23 12:04:52 -0700155{
Hans de Goedeb88d0ab2016-03-04 10:57:34 +0100156 /*
157 * Undocumented magic taken from boot0, without this DRAM
158 * access gets messed up (seems cache related).
159 * The boot0 sources describe this as: "config ema for cache sram"
160 */
161#if defined CONFIG_MACH_SUN6I
Simon Glass87356822014-12-23 12:04:52 -0700162 setbits_le32(SUNXI_SRAMC_BASE + 0x44, 0x1800);
Hans de Goedec62f8da2016-03-24 22:37:08 +0100163#elif defined CONFIG_MACH_SUN8I
164 __maybe_unused uint version;
Hans de Goedeb88d0ab2016-03-04 10:57:34 +0100165
166 /* Unlock sram version info reg, read it, relock */
167 setbits_le32(SUNXI_SRAMC_BASE + 0x24, (1 << 15));
Hans de Goedec62f8da2016-03-24 22:37:08 +0100168 version = readl(SUNXI_SRAMC_BASE + 0x24) >> 16;
Hans de Goedeb88d0ab2016-03-04 10:57:34 +0100169 clrbits_le32(SUNXI_SRAMC_BASE + 0x24, (1 << 15));
170
Hans de Goedec62f8da2016-03-24 22:37:08 +0100171 /*
172 * Ideally this would be a switch case, but we do not know exactly
173 * which versions there are and which version needs which settings,
174 * so reproduce the per SoC code from the BSP.
175 */
176#if defined CONFIG_MACH_SUN8I_A23
177 if (version == 0x1650)
Hans de Goedeb88d0ab2016-03-04 10:57:34 +0100178 setbits_le32(SUNXI_SRAMC_BASE + 0x44, 0x1800);
179 else /* 0x1661 ? */
180 setbits_le32(SUNXI_SRAMC_BASE + 0x44, 0xc0);
Hans de Goedec62f8da2016-03-24 22:37:08 +0100181#elif defined CONFIG_MACH_SUN8I_A33
182 if (version != 0x1667)
183 setbits_le32(SUNXI_SRAMC_BASE + 0x44, 0xc0);
184#endif
185 /* A83T BSP never modifies SUNXI_SRAMC_BASE + 0x44 */
186 /* No H3 BSP, boot0 seems to not modify SUNXI_SRAMC_BASE + 0x44 */
Simon Glass87356822014-12-23 12:04:52 -0700187#endif
Hans de Goedeb88d0ab2016-03-04 10:57:34 +0100188
Andre Przywara4330eb92017-02-16 01:20:21 +0000189#if !defined(CONFIG_ARM_CORTEX_CPU_IS_UP) && !defined(CONFIG_ARM64)
Simon Glass87356822014-12-23 12:04:52 -0700190 /* Enable SMP mode for CPU0, by setting bit 6 of Auxiliary Ctl reg */
191 asm volatile(
192 "mrc p15, 0, r0, c1, c0, 1\n"
193 "orr r0, r0, #1 << 6\n"
Andre Przywaracd975a42017-02-16 01:20:18 +0000194 "mcr p15, 0, r0, c1, c0, 1\n"
195 ::: "r0");
Simon Glass87356822014-12-23 12:04:52 -0700196#endif
Chen-Yu Tsai0932b632016-01-06 15:13:06 +0800197#if defined CONFIG_MACH_SUN6I || defined CONFIG_MACH_SUN8I_H3
198 /* Enable non-secure access to some peripherals */
Chen-Yu Tsaifcc7b702015-08-25 10:49:19 +0800199 tzpc_init();
200#endif
Simon Glass87356822014-12-23 12:04:52 -0700201
202 clock_init();
203 timer_init();
204 gpio_init();
Jernej Skrabec9220d502017-04-27 00:03:36 +0200205#ifndef CONFIG_DM_I2C
Simon Glass87356822014-12-23 12:04:52 -0700206 i2c_init_board();
Jernej Skrabec9220d502017-04-27 00:03:36 +0200207#endif
Hans de Goede42cbbe32016-03-17 13:53:03 +0100208 eth_init_board();
Hans de Goedeb42b04d2015-01-21 16:24:05 +0100209}
Simon Glass87356822014-12-23 12:04:52 -0700210
Hans de Goedeb42b04d2015-01-21 16:24:05 +0100211#ifdef CONFIG_SPL_BUILD
Daniel Kochmańskie8b97e22015-05-29 16:55:42 +0200212DECLARE_GLOBAL_DATA_PTR;
Maxime Ripard1941be82017-08-23 10:06:30 +0200213#endif
Daniel Kochmańskie8b97e22015-05-29 16:55:42 +0200214
Hans de Goedeb42b04d2015-01-21 16:24:05 +0100215/* The sunxi internal brom will try to loader external bootloader
216 * from mmc0, nand flash, mmc2.
Hans de Goedeb42b04d2015-01-21 16:24:05 +0100217 */
Maxime Ripard1941be82017-08-23 10:06:30 +0200218uint32_t sunxi_get_boot_device(void)
Hans de Goedeb42b04d2015-01-21 16:24:05 +0100219{
Hans de Goede6527fa22016-07-09 15:31:47 +0200220 int boot_source;
221
Siarhei Siamashka7ef91f02015-02-16 10:23:59 +0200222 /*
Daniel Kochmańskie8b97e22015-05-29 16:55:42 +0200223 * When booting from the SD card or NAND memory, the "eGON.BT0"
224 * signature is expected to be found in memory at the address 0x0004
225 * (see the "mksunxiboot" tool, which generates this header).
Siarhei Siamashka7ef91f02015-02-16 10:23:59 +0200226 *
227 * When booting in the FEL mode over USB, this signature is patched in
228 * memory and replaced with something else by the 'fel' tool. This other
229 * signature is selected in such a way, that it can't be present in a
230 * valid bootable SD card image (because the BROM would refuse to
231 * execute the SPL in this case).
232 *
Daniel Kochmańskie8b97e22015-05-29 16:55:42 +0200233 * This checks for the signature and if it is not found returns to
234 * the FEL code in the BROM to wait and receive the main u-boot
235 * binary over USB. If it is found, it determines where SPL was
236 * read from.
Siarhei Siamashka7ef91f02015-02-16 10:23:59 +0200237 */
Bernhard Nortmannead498a2015-09-17 18:52:52 +0200238 if (!is_boot0_magic(SPL_ADDR + 4)) /* eGON.BT0 */
Simon Glass5debe1f2015-02-07 10:47:30 -0700239 return BOOT_DEVICE_BOARD;
Daniel Kochmańskie8b97e22015-05-29 16:55:42 +0200240
Hans de Goede6527fa22016-07-09 15:31:47 +0200241 boot_source = readb(SPL_ADDR + 0x28);
242 switch (boot_source) {
243 case SUNXI_BOOTED_FROM_MMC0:
Daniel Kochmańskie8b97e22015-05-29 16:55:42 +0200244 return BOOT_DEVICE_MMC1;
Hans de Goede6527fa22016-07-09 15:31:47 +0200245 case SUNXI_BOOTED_FROM_NAND:
Daniel Kochmańskie8b97e22015-05-29 16:55:42 +0200246 return BOOT_DEVICE_NAND;
Hans de Goede6527fa22016-07-09 15:31:47 +0200247 case SUNXI_BOOTED_FROM_MMC2:
248 return BOOT_DEVICE_MMC2;
249 case SUNXI_BOOTED_FROM_SPI:
250 return BOOT_DEVICE_SPI;
Daniel Kochmańskie8b97e22015-05-29 16:55:42 +0200251 }
252
Hans de Goede6527fa22016-07-09 15:31:47 +0200253 panic("Unknown boot source %d\n", boot_source);
Daniel Kochmańskie8b97e22015-05-29 16:55:42 +0200254 return -1; /* Never reached */
Hans de Goedeb42b04d2015-01-21 16:24:05 +0100255}
256
Maxime Ripard1941be82017-08-23 10:06:30 +0200257#ifdef CONFIG_SPL_BUILD
258u32 spl_boot_device(void)
259{
260 return sunxi_get_boot_device();
261}
262
Hans de Goedeb42b04d2015-01-21 16:24:05 +0100263void board_init_f(ulong dummy)
264{
Hans de Goede76fa0b22015-09-13 12:31:24 +0200265 spl_init();
Simon Glass87356822014-12-23 12:04:52 -0700266 preloader_console_init();
267
268#ifdef CONFIG_SPL_I2C_SUPPORT
269 /* Needed early by sunxi_board_init if PMU is enabled */
270 i2c_init(CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE);
271#endif
272 sunxi_board_init();
Simon Glass87356822014-12-23 12:04:52 -0700273}
274#endif
Ian Campbell6efe3692014-05-05 11:52:26 +0100275
276void reset_cpu(ulong addr)
277{
Chen-Yu Tsai84f3bb42016-11-30 16:27:14 +0800278#if defined(CONFIG_SUNXI_GEN_SUN4I) || defined(CONFIG_MACH_SUN8I_R40)
Hans de Goede1374e892014-06-09 11:36:56 +0200279 static const struct sunxi_wdog *wdog =
280 &((struct sunxi_timer_reg *)SUNXI_TIMER_BASE)->wdog;
281
282 /* Set the watchdog for its shortest interval (.5s) and wait */
283 writel(WDT_MODE_RESET_EN | WDT_MODE_EN, &wdog->mode);
284 writel(WDT_CTRL_KEY | WDT_CTRL_RESTART, &wdog->ctl);
Hans de Goedefa43a6e2014-06-13 22:55:52 +0200285
286 while (1) {
287 /* sun5i sometimes gets stuck without this */
288 writel(WDT_MODE_RESET_EN | WDT_MODE_EN, &wdog->mode);
289 }
Chen-Yu Tsai84f3bb42016-11-30 16:27:14 +0800290#elif defined(CONFIG_SUNXI_GEN_SUN6I)
Chen-Yu Tsai1275c482014-10-04 20:37:28 +0800291 static const struct sunxi_wdog *wdog =
292 ((struct sunxi_timer_reg *)SUNXI_TIMER_BASE)->wdog;
293
294 /* Set the watchdog for its shortest interval (.5s) and wait */
295 writel(WDT_CFG_RESET, &wdog->cfg);
296 writel(WDT_MODE_EN, &wdog->mode);
297 writel(WDT_CTRL_KEY | WDT_CTRL_RESTART, &wdog->ctl);
Hans de Goedeb25d3c92015-06-14 16:53:15 +0200298 while (1) { }
Chen-Yu Tsai1275c482014-10-04 20:37:28 +0800299#endif
Ian Campbell6efe3692014-05-05 11:52:26 +0100300}
301
Siarhei Siamashka26c50fb2016-03-29 17:29:10 +0200302#if !defined(CONFIG_SYS_DCACHE_OFF) && !defined(CONFIG_ARM64)
Ian Campbell6efe3692014-05-05 11:52:26 +0100303void enable_caches(void)
304{
305 /* Enable D-cache. I-cache is already enabled in start.S */
306 dcache_enable();
307}
308#endif