blob: c8b230ab21e9c22c6ccfd76b2bf787273fe09e90 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0 */
Gabor Juhos02c754a2013-05-22 03:57:37 +00002/*
3 * Copyright (C) 2013 Gabor Juhos <juhosg@openwrt.org>
Gabor Juhos02c754a2013-05-22 03:57:37 +00004 */
5
Paul Burton10a74b52013-11-09 10:22:08 +00006#ifndef _MALTA_CONFIG_H
7#define _MALTA_CONFIG_H
Gabor Juhos02c754a2013-05-22 03:57:37 +00008
Gabor Juhos02c754a2013-05-22 03:57:37 +00009/*
10 * System configuration
11 */
Paul Burton10a74b52013-11-09 10:22:08 +000012#define CONFIG_MALTA
Gabor Juhos02c754a2013-05-22 03:57:37 +000013
Gabor Juhos5e195152013-10-24 14:32:00 +020014#define CONFIG_MEMSIZE_IN_BYTES
15
Paul Burtonc028f9b2013-11-08 11:18:55 +000016#define CONFIG_SYS_ISA_IO_BASE_ADDRESS 0
17
Gabor Juhos02c754a2013-05-22 03:57:37 +000018/*
19 * CPU Configuration
20 */
21#define CONFIG_SYS_MHZ 250 /* arbitrary value */
22#define CONFIG_SYS_MIPS_TIMER_FREQ (CONFIG_SYS_MHZ * 1000000)
Gabor Juhos02c754a2013-05-22 03:57:37 +000023
Gabor Juhos02c754a2013-05-22 03:57:37 +000024/*
25 * Memory map
26 */
Gabor Juhos02c754a2013-05-22 03:57:37 +000027
Paul Burton825cfbd2016-05-26 14:49:36 +010028#ifdef CONFIG_64BIT
29# define CONFIG_SYS_SDRAM_BASE 0xffffffff80000000
30#else
31# define CONFIG_SYS_SDRAM_BASE 0x80000000
32#endif
Gabor Juhos02c754a2013-05-22 03:57:37 +000033#define CONFIG_SYS_MEM_SIZE (256 * 1024 * 1024)
34
35#define CONFIG_SYS_INIT_SP_OFFSET 0x400000
36
Gabor Juhos02c754a2013-05-22 03:57:37 +000037/*
38 * Serial driver
39 */
Paul Burton58ce2cc2016-05-17 07:43:27 +010040#define CONFIG_SYS_NS16550_PORT_MAPPED
Gabor Juhos02c754a2013-05-22 03:57:37 +000041
42/*
Gabor Juhos02c754a2013-05-22 03:57:37 +000043 * Flash configuration
44 */
Paul Burton825cfbd2016-05-26 14:49:36 +010045#ifdef CONFIG_64BIT
46# define CONFIG_SYS_FLASH_BASE 0xffffffffbe000000
47#else
48# define CONFIG_SYS_FLASH_BASE 0xbe000000
49#endif
Gabor Juhos2c434772013-05-22 03:57:39 +000050#define CONFIG_SYS_MAX_FLASH_SECT 128
Gabor Juhos02c754a2013-05-22 03:57:37 +000051
52/*
Paul Burton60465222013-11-08 11:18:56 +000053 * Environment
54 */
Paul Burton60465222013-11-08 11:18:56 +000055
56/*
Paul Burtonc6c38532015-01-29 10:38:20 +000057 * IDE/ATA
58 */
Paul Burtonc6c38532015-01-29 10:38:20 +000059
60/*
Gabor Juhos02c754a2013-05-22 03:57:37 +000061 * Commands
62 */
Gabor Juhos652ccee2013-05-22 03:57:42 +000063
Paul Burton10a74b52013-11-09 10:22:08 +000064#endif /* _MALTA_CONFIG_H */