blob: 4098e724fef68a7e4cc9865e746a6221a9fcf697 [file] [log] [blame]
Gabor Juhos02c754a2013-05-22 03:57:37 +00001/*
2 * Copyright (C) 2013 Gabor Juhos <juhosg@openwrt.org>
3 *
Tom Rinifba23012013-07-24 09:34:30 -04004 * SPDX-License-Identifier: GPL-2.0
Gabor Juhos02c754a2013-05-22 03:57:37 +00005 */
6
Paul Burton10a74b52013-11-09 10:22:08 +00007#ifndef _MALTA_CONFIG_H
8#define _MALTA_CONFIG_H
Gabor Juhos02c754a2013-05-22 03:57:37 +00009
10#include <asm/addrspace.h>
11#include <asm/malta.h>
12
13/*
14 * System configuration
15 */
Paul Burton10a74b52013-11-09 10:22:08 +000016#define CONFIG_MALTA
Gabor Juhos02c754a2013-05-22 03:57:37 +000017
Gabor Juhos5e195152013-10-24 14:32:00 +020018#define CONFIG_MEMSIZE_IN_BYTES
19
Gabor Juhos652ccee2013-05-22 03:57:42 +000020#define CONFIG_PCI
21#define CONFIG_PCI_GT64120
Paul Burton234882c2013-11-08 11:18:50 +000022#define CONFIG_PCI_MSC01
Gabor Juhos652ccee2013-05-22 03:57:42 +000023#define CONFIG_PCI_PNP
Gabor Juhos439c50c2013-05-22 03:57:44 +000024#define CONFIG_PCNET
Paul Burtonf38eea62013-11-08 11:18:52 +000025#define CONFIG_PCNET_79C973
26#define PCNET_HAS_PROM
Gabor Juhos652ccee2013-05-22 03:57:42 +000027
Paul Burtonc028f9b2013-11-08 11:18:55 +000028#define CONFIG_MISC_INIT_R
29#define CONFIG_RTC_MC146818
30#define CONFIG_SYS_ISA_IO_BASE_ADDRESS 0
31
Gabor Juhos02c754a2013-05-22 03:57:37 +000032/*
33 * CPU Configuration
34 */
35#define CONFIG_SYS_MHZ 250 /* arbitrary value */
36#define CONFIG_SYS_MIPS_TIMER_FREQ (CONFIG_SYS_MHZ * 1000000)
Gabor Juhos02c754a2013-05-22 03:57:37 +000037
Gabor Juhos02c754a2013-05-22 03:57:37 +000038#define CONFIG_SWAP_IO_SPACE
39
40/*
41 * Memory map
42 */
43#define CONFIG_SYS_TEXT_BASE 0xbfc00000 /* Rom version */
Gabor Juhos2c434772013-05-22 03:57:39 +000044#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
Gabor Juhos02c754a2013-05-22 03:57:37 +000045
46#define CONFIG_SYS_SDRAM_BASE 0x80000000 /* Cached addr */
47#define CONFIG_SYS_MEM_SIZE (256 * 1024 * 1024)
48
49#define CONFIG_SYS_INIT_SP_OFFSET 0x400000
50
51#define CONFIG_SYS_LOAD_ADDR 0x81000000
52#define CONFIG_SYS_MEMTEST_START 0x80100000
53#define CONFIG_SYS_MEMTEST_END 0x80800000
54
55#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
56#define CONFIG_SYS_BOOTPARAMS_LEN (128 * 1024)
57
58/*
59 * Console configuration
60 */
61#if defined(CONFIG_SYS_LITTLE_ENDIAN)
Paul Burton10a74b52013-11-09 10:22:08 +000062#define CONFIG_SYS_PROMPT "maltael # "
Gabor Juhos02c754a2013-05-22 03:57:37 +000063#else
Paul Burton10a74b52013-11-09 10:22:08 +000064#define CONFIG_SYS_PROMPT "malta # "
Gabor Juhos02c754a2013-05-22 03:57:37 +000065#endif
66
67#define CONFIG_SYS_CBSIZE 256
68#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
69 sizeof(CONFIG_SYS_PROMPT) + 16)
70#define CONFIG_SYS_MAXARGS 16
71
72#define CONFIG_AUTO_COMPLETE
73#define CONFIG_CMDLINE_EDITING
74
75/*
76 * Serial driver
77 */
78#define CONFIG_BAUDRATE 115200
79
80#define CONFIG_SYS_NS16550
81#define CONFIG_SYS_NS16550_SERIAL
82#define CONFIG_SYS_NS16550_REG_SIZE 1
83#define CONFIG_SYS_NS16550_CLK 115200
Paul Burton234882c2013-11-08 11:18:50 +000084#define CONFIG_SYS_NS16550_COM1 CKSEG1ADDR(MALTA_GT_UART0_BASE)
85#define CONFIG_SYS_NS16550_COM2 CKSEG1ADDR(MALTA_MSC01_UART0_BASE)
Gabor Juhos02c754a2013-05-22 03:57:37 +000086#define CONFIG_CONS_INDEX 1
87
88/*
Gabor Juhos02c754a2013-05-22 03:57:37 +000089 * Flash configuration
90 */
Gabor Juhos2c434772013-05-22 03:57:39 +000091#define CONFIG_SYS_FLASH_BASE (KSEG1 | MALTA_FLASH_BASE)
92#define CONFIG_SYS_MAX_FLASH_BANKS 1
93#define CONFIG_SYS_MAX_FLASH_SECT 128
94#define CONFIG_SYS_FLASH_CFI
95#define CONFIG_FLASH_CFI_DRIVER
96#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
Gabor Juhos02c754a2013-05-22 03:57:37 +000097
98/*
Paul Burton60465222013-11-08 11:18:56 +000099 * Environment
100 */
101#define CONFIG_ENV_IS_IN_FLASH
102#define CONFIG_ENV_SECT_SIZE 0x20000
103#define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
104#define CONFIG_ENV_ADDR \
105 (CONFIG_SYS_FLASH_BASE + (4 << 20) - CONFIG_ENV_SIZE)
106
107/*
Gabor Juhos02c754a2013-05-22 03:57:37 +0000108 * Commands
109 */
110#include <config_cmd_default.h>
111
112#undef CONFIG_CMD_FPGA
113#undef CONFIG_CMD_LOADB
114#undef CONFIG_CMD_LOADS
Gabor Juhos02c754a2013-05-22 03:57:37 +0000115#undef CONFIG_CMD_NFS
116
Paul Burtonc028f9b2013-11-08 11:18:55 +0000117#define CONFIG_CMD_DATE
Paul Burtonf38eea62013-11-08 11:18:52 +0000118#define CONFIG_CMD_DHCP
Gabor Juhos652ccee2013-05-22 03:57:42 +0000119#define CONFIG_CMD_PCI
Gabor Juhos439c50c2013-05-22 03:57:44 +0000120#define CONFIG_CMD_PING
Gabor Juhos652ccee2013-05-22 03:57:42 +0000121
Gabor Juhos02c754a2013-05-22 03:57:37 +0000122#define CONFIG_SYS_LONGHELP /* verbose help, undef to save memory */
123
Paul Burton10a74b52013-11-09 10:22:08 +0000124#endif /* _MALTA_CONFIG_H */