Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 1aedde42c23f5aa74cfbe3201fa691f9485f4874 / . / include / configs / seaboard.h
blob: f66173e0f23bffac173e45e5dec7a53a8cdc55a7 [file] [log] [blame]
Tom Warrend50f9052011-01-27 10:58:08 +0000[diff] [blame]1/*
2 * (C) Copyright 2010,2011
3 * NVIDIA Corporation <www.nvidia.com>
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#ifndef __CONFIG_H
25#define __CONFIG_H
26
27#include <asm/sizes.h>
Simon Glassef2fb1a2012-04-02 13:19:03 +0000[diff] [blame]28
29/* LP0 suspend / resume */
Tom Warren22562a42012-09-04 17:00:24 -0700[diff] [blame]30#define CONFIG_TEGRA_LP0
Simon Glassef2fb1a2012-04-02 13:19:03 +0000[diff] [blame]31#define CONFIG_AES
32#define CONFIG_TEGRA_PMU
33#define CONFIG_TPS6586X_POWER
34#define CONFIG_TEGRA_CLOCK_SCALING
35
Allen Martin55d98a12012-08-31 08:30:00 +0000[diff] [blame]36#include "tegra20-common.h"
Tom Warrend50f9052011-01-27 10:58:08 +0000[diff] [blame]37
Simon Glassf678ae62012-02-27 10:52:53 +0000[diff] [blame]38/* Enable fdt support for Seaboard. Flash the image in u-boot-dtb.bin */
Allen Martin55d98a12012-08-31 08:30:00 +0000[diff] [blame]39#define CONFIG_DEFAULT_DEVICE_TREE tegra20-seaboard
Simon Glassf678ae62012-02-27 10:52:53 +0000[diff] [blame]40#define CONFIG_OF_CONTROL
41#define CONFIG_OF_SEPARATE
42
Tom Warrend50f9052011-01-27 10:58:08 +0000[diff] [blame]43/* High-level configuration options */
Allen Martin55d98a12012-08-31 08:30:00 +0000[diff] [blame]44#define V_PROMPT "Tegra20 (SeaBoard) # "
Tom Warren22562a42012-09-04 17:00:24 -0700[diff] [blame]45#define CONFIG_TEGRA_BOARD_STRING "NVIDIA Seaboard"
Tom Warrend50f9052011-01-27 10:58:08 +0000[diff] [blame]46
47/* Board-specific serial config */
Tom Warren22562a42012-09-04 17:00:24 -0700[diff] [blame]48#define CONFIG_TEGRA_ENABLE_UARTD
Tom Warrend50f9052011-01-27 10:58:08 +0000[diff] [blame]49#define CONFIG_SYS_NS16550_COM1 NV_PA_APB_UARTD_BASE
50
Simon Glassc800b262011-11-05 04:46:47 +0000[diff] [blame]51/* On Seaboard: GPIO_PI3 = Port I = 8, bit = 3 */
52#define CONFIG_UART_DISABLE_GPIO GPIO_PI3
53
Tom Warren10ae8972011-02-23 09:54:31 +0000[diff] [blame]54#define CONFIG_MACH_TYPE MACH_TYPE_SEABOARD
Tom Warrend50f9052011-01-27 10:58:08 +0000[diff] [blame]55
Tom Warren112a1882011-04-14 12:18:06 +0000[diff] [blame]56#define CONFIG_BOARD_EARLY_INIT_F
Mayuresh Kulkarniac221a82012-10-17 13:25:00 +0000[diff] [blame]57#define CONFIG_BOARD_LATE_INIT /* Make sure LCD init is complete */
Tom Warren732c37a2011-05-31 10:30:38 +0000[diff] [blame]58
Simon Glassa05a32b2012-02-03 15:14:00 +0000[diff] [blame]59/* I2C */
60#define CONFIG_TEGRA_I2C
61#define CONFIG_SYS_I2C_INIT_BOARD
62#define CONFIG_I2C_MULTI_BUS
63#define CONFIG_SYS_MAX_I2C_BUS 4
64#define CONFIG_SYS_I2C_SPEED 100000
65#define CONFIG_CMD_I2C
66
Tom Warren732c37a2011-05-31 10:30:38 +0000[diff] [blame]67/* SD/MMC */
68#define CONFIG_MMC
69#define CONFIG_GENERIC_MMC
Tom Warren8c57e962012-05-22 11:44:48 +0000[diff] [blame]70#define CONFIG_TEGRA_MMC
Tom Warren732c37a2011-05-31 10:30:38 +0000[diff] [blame]71#define CONFIG_CMD_MMC
72
Stephen Warrenade0d5c2012-05-24 11:38:39 +0000[diff] [blame]73/* Environment in eMMC, at the end of 2nd "boot sector" */
74#define CONFIG_ENV_IS_IN_MMC
Stephen Warren20da39b2012-07-30 10:55:45 +0000[diff] [blame]75#define CONFIG_ENV_OFFSET ((512 * 1024) - CONFIG_ENV_SIZE)
Stephen Warrenade0d5c2012-05-24 11:38:39 +0000[diff] [blame]76#define CONFIG_SYS_MMC_ENV_DEV 0
Stephen Warren20da39b2012-07-30 10:55:45 +0000[diff] [blame]77#define CONFIG_SYS_MMC_ENV_PART 2
Simon Glass3e094a82012-02-27 10:52:52 +0000[diff] [blame]78
79/* USB Host support */
Stephen Warren9cc4e4b2012-10-12 09:45:49 +0000[diff] [blame]80#define CONFIG_USB_MAX_CONTROLLER_COUNT 3
Simon Glass3e094a82012-02-27 10:52:52 +0000[diff] [blame]81#define CONFIG_USB_EHCI
82#define CONFIG_USB_EHCI_TEGRA
83#define CONFIG_USB_STORAGE
84#define CONFIG_CMD_USB
85
Stephen Warren96a025a2012-05-16 06:36:12 +0000[diff] [blame]86/* USB networking support */
87#define CONFIG_USB_HOST_ETHER
Stephen Warren96a025a2012-05-16 06:36:12 +0000[diff] [blame]88#define CONFIG_USB_ETHER_ASIX
89
90/* General networking support */
91#define CONFIG_CMD_NET
92#define CONFIG_CMD_DHCP
93
Simon Glass9e838a32012-04-17 09:01:37 +0000[diff] [blame]94/* Enable keyboard */
Tom Warren22562a42012-09-04 17:00:24 -0700[diff] [blame]95#define CONFIG_TEGRA_KEYBOARD
Simon Glass9e838a32012-04-17 09:01:37 +0000[diff] [blame]96#define CONFIG_KEYBOARD
97
Allen Martinfec01a02012-10-24 08:32:06 +0000[diff] [blame]98/* USB keyboard */
99#define CONFIG_USB_KEYBOARD
Mayuresh Kulkarniac221a82012-10-17 13:25:00 +0000[diff] [blame]100
101/* LCD support */
102#define CONFIG_LCD
103#define CONFIG_PWM_TEGRA
104#define CONFIG_VIDEO_TEGRA
105#define LCD_BPP LCD_COLOR16
106#define CONFIG_SYS_WHITE_ON_BLACK
107#define CONFIG_CONSOLE_SCROLL_LINES 10
Stephen Warrende17c292012-05-16 06:21:00 +0000[diff] [blame]108
Simon Glassbad90ee2012-07-29 20:53:30 +0000[diff] [blame]109/* NAND support */
110#define CONFIG_CMD_NAND
111#define CONFIG_TEGRA_NAND
112
113/* Max number of NAND devices */
114#define CONFIG_SYS_MAX_NAND_DEVICE 1
Simon Glass3e7b3292012-11-05 13:21:01 +0000[diff] [blame]115
116#include "tegra-common-post.h"
117
Tom Warrend50f9052011-01-27 10:58:08 +0000[diff] [blame]118#endif /* __CONFIG_H */