Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 9632c9c65bbb32980535c3ba7984abe014674b6d / include / lib
  1. 0aa0896 Merge "libc: Import strlcat from FreeBSD project" into integration by Mark Dykes · Fri Sep 11 18:44:19 2020 +0000
  2. 134bf86 Merge "libc: Add support for vsnprintf()" into integration by Mark Dykes · Fri Sep 11 18:42:23 2020 +0000
  3. 3862970 libc: Add support for vsnprintf() by Madhukar Pappireddy · Tue Sep 08 19:00:00 2020 -0500
  4. af0cd5f libc: Import strlcat from FreeBSD project by Madhukar Pappireddy · Fri Sep 04 14:04:23 2020 -0500
  5. 2b010ea Merge "lib: cpu: Check SCU presence in DSU before accessing DSU registers" into integration by Manish Pandey · Thu Sep 03 21:16:17 2020 +0000
  6. 1203004 psci: utility api to invoke stop for other cores by Sandeep Tripathy · Mon Aug 17 20:22:13 2020 +0530
  7. f01ea60 lib: cpu: Check SCU presence in DSU before accessing DSU registers by Pramod Kumar · Wed Feb 05 11:27:57 2020 +0530
  8. 96e081d lib: cpus: denver: add MIDR PN9 variant by Hemant Nigam · Tue Dec 17 14:21:38 2019 -0800
  9. 2b0ee97 el3_runtime: Rearrange context offset of EL1 sys registers by Manish V Badarkhe · Tue Jul 28 07:22:30 2020 +0100
  10. 30d20bb Merge "lib: cpus: denver: add some MIDR values" into integration by Varun Wadekar · Fri Aug 14 20:32:44 2020 +0000
  11. d7297c7 Prevent colliding identifiers by Jimmy Brisson · Wed Aug 05 14:05:53 2020 -0500
  12. 7e6306b TF-A AMU extension: fix detection of group 1 counters. by Alexei Fedorov · Tue Jul 14 08:17:56 2020 +0100
  13. 5f68fa7 lib: cpus: denver: add some MIDR values by Alex Van Brunt · Tue Jul 23 10:00:42 2019 -0700
  14. 3074fa5 Merge "Revert workaround for Neoverse N1 erratum 1800710" into integration by Lauren Wehrmeister · Thu Jul 23 20:02:15 2020 +0000
  15. eb8d429 Revert workaround for Neoverse N1 erratum 1800710 by johpow01 · Thu Jul 23 13:05:45 2020 -0500
  16. 6a91e59 lib/fconf: Update 'set_fw_config_info' function by Manish V Badarkhe · Wed Jul 15 05:08:37 2020 +0100
  17. a8be3bb lib/fconf: Update data type of config max size by Manish V Badarkhe · Wed Jul 15 04:27:57 2020 +0100
  18. c717617 TF-A: Add support for Measured Boot driver by Alexei Fedorov · Mon Jul 13 12:11:05 2020 +0100
  19. a084a88 TF-A: Redefine true/false definitions by Alexei Fedorov · Tue Jul 14 12:26:19 2020 +0100
  20. b7c045a Merge "Upgrade libfdt source files" into integration by Sandrine Bailleux · Wed Jul 08 06:54:39 2020 +0000
  21. ee4d02a Merge "Workaround for Neoverse N1 erratum 1800710" into integration by Lauren Wehrmeister · Wed Jul 01 16:57:11 2020 +0000
  22. 596fe0a Upgrade libfdt source files by Madhukar Pappireddy · Mon Jun 15 17:19:09 2020 -0500
  23. 8d0effa Merge changes from topic "fw_config_handoff" into integration by Sandrine Bailleux · Fri Jun 26 07:06:52 2020 +0000
  24. 6d9b5ee Workaround for Neoverse N1 erratum 1800710 by johpow01 · Tue Jun 02 13:14:11 2020 -0500
  25. 68aedc7 Workaround for Cortex A77 erratum 1800714 by johpow01 · Wed Jun 03 15:23:31 2020 -0500
  26. 99a8e14 plat/arm: Load and populate fw_config and tb_fw_config by Manish V Badarkhe · Thu Jun 11 22:32:11 2020 +0100
  27. e069f8a fconf: Handle error from fconf_load_config by Manish V Badarkhe · Thu Jun 11 22:25:53 2020 +0100
  28. bb533c7 fconf: Allow fconf to load additional firmware configuration by Manish V Badarkhe · Thu Jun 11 22:17:30 2020 +0100
  29. 5c9ed08 Workaround for Cortex A76 erratum 1800710 by johpow01 · Tue Jun 02 15:02:28 2020 -0500
  30. 9603f98 Workaround for Cortex A76 erratum 1791580 by johpow01 · Fri May 29 14:17:38 2020 -0500
  31. 70f6597 Tegra194: add RAS exception handling by David Pu · Mon Mar 18 15:14:49 2019 -0700
  32. b76e198 Merge "xlat_tables_v2: add base table section name parameter for spm_mm" into integration by Lauren Wehrmeister · Thu Jun 04 18:35:30 2020 +0000
  33. 813b50b xlat_tables_v2: add base table section name parameter for spm_mm by Masahisa Kojima · Tue Jun 02 05:54:13 2020 +0900
  34. 3571fb9 Rename Cortex-Hercules to Cortex-A78 by Jimmy Brisson · Mon Jun 01 10:18:22 2020 -0500
  35. 7ec175e Rename Cortex Hercules Files to Cortex A78 by Jimmy Brisson · Mon Jun 01 16:49:34 2020 -0500
  36. 3e24c16 Enable v8.6 WFE trap delays by johpow01 · Wed Apr 22 14:05:13 2020 -0500
  37. 0c16abd Fix exception in save/restore of EL2 registers. by Max Shvetsov · Wed May 13 18:15:39 2020 +0100
  38. 8acc493 coreboot: Add memory range parsing by Julius Werner · Thu Mar 26 18:06:21 2020 -0700
  39. b58e451 Merge "Fix MISRA C issues in BL1/BL2/BL31" into integration by Mark Dykes · Sat Apr 04 19:58:56 2020 +0000
  40. a5c6636 Fix MISRA C issues in BL1/BL2/BL31 by John Powell · Fri Mar 20 14:21:05 2020 -0500
  41. 316b73b xlat lib v2: Add support to pass shareability attribute for normal memory region by Pramod Kumar · Wed Feb 19 10:39:10 2020 +0530
  42. 59a99dd Merge changes from topic "sb/fconf" into integration by Olivier Deprez · Fri Apr 03 11:36:30 2020 +0000
  43. 70005e0 Merge changes from topic "macro-cleanup" into integration by Mark Dykes · Thu Apr 02 21:54:17 2020 +0000
  44. 4bca140 Check for out-of-bound accesses in the CoT description by Sandrine Bailleux · Wed Mar 25 11:22:34 2020 +0100
  45. 80ec42d Merge changes from topic "xlat" into integration by Sandrine Bailleux · Thu Apr 02 11:41:33 2020 +0000
  46. f144157 Pass more -D options to BL*_CPPFLAGS instead of BL*_CFLAGS by Masahiro Yamada · Wed Apr 01 14:20:58 2020 +0900
  47. f5f203a xlat_tables_v2: fix assembler warning of PLAT_RO_XLAT_TABLES by Masahiro Yamada · Thu Mar 26 13:18:48 2020 +0900
  48. d102752 include: fixup 'cm_setup_context' prototype by Varun Wadekar · Wed Apr 01 09:55:49 2020 -0700
  49. fb10bfd xlat_tables_v2: add enable_mmu() by Masahiro Yamada · Thu Mar 26 13:18:48 2020 +0900
  50. 48d605e Merge "Fix 'tautological-constant-compare' error" into integration by Mark Dykes · Wed Mar 25 15:39:26 2020 +0000
  51. 4d062c0 Fix 'tautological-constant-compare' error by Manish V Badarkhe · Sun Mar 22 04:23:24 2020 +0000
  52. d36ed28 Merge "context: TPIDR_EL2 register not saved/restored" into integration by Manish Pandey · Tue Mar 24 11:22:28 2020 +0000
  53. 1962891 context: TPIDR_EL2 register not saved/restored by Olivier Deprez · Fri Mar 20 14:22:05 2020 +0100
  54. fcd1e88 Tegra194: enable dual execution for EL2 and EL3 by Kalyani Chidambaram · Wed Sep 12 14:59:08 2018 -0700
  55. e8b6b80 Merge changes from topic "mp/enhanced_pal_hw" into integration by Mark Dykes · Thu Mar 12 15:54:28 2020 +0000
  56. 8151969 fconf: enhancements to firmware configuration framework by Madhukar Pappireddy · Fri Dec 06 15:46:42 2019 -0600
  57. b042060 xlat_tables_v2: use ARRAY_SIZE in REGISTER_XLAT_CONTEXT_FULL_SPEC by Masahiro Yamada · Mon Mar 09 17:39:27 2020 +0900
  58. 0db2375 xlat_tables_v2: merge REGISTER_XLAT_CONTEXT_{FULL_SPEC,RO_BASE_TABLE} by Masahiro Yamada · Fri Mar 06 19:21:26 2020 +0900
  59. c9e2c92 SPMD: Adds partially supported EL2 registers. by Max Shvetsov · Mon Feb 17 16:15:47 2020 +0000
  60. bdf502d SPMD: save/restore EL2 system registers. by Max Shvetsov · Tue Feb 25 13:56:19 2020 +0000
  61. 7029c3a Merge "fconf: Fix misra issues" into integration by Sandrine Bailleux · Fri Feb 28 10:22:05 2020 +0000
  62. 2711cc8 fconf: Fix misra issues by Louis Mayencourt · Mon Feb 24 14:37:25 2020 +0000
  63. e5a6fef Read-only xlat tables for BL31 memory by Petre-Ionut Tudor · Thu Nov 07 15:18:03 2019 +0000
  64. 0fc5403 Merge "Add Matterhorn CPU lib" into integration by joanna.farley · Fri Feb 21 17:51:10 2020 +0000
  65. c9a45ed Merge "Add CPULib for Klein Core" into integration by joanna.farley · Fri Feb 21 17:50:01 2020 +0000
  66. 0a176e3 include: move MHZ_TICKS_PER_SEC to utils_def.h by Varun Wadekar · Thu Feb 13 13:07:12 2020 -0800
  67. 5ee3abc cpus: higher performance non-cacheable load forwarding by Varun Wadekar · Tue Jun 12 16:49:12 2018 -0700
  68. 91d8061 coverity: fix MISRA violations by Zelalem · Wed Feb 12 10:37:03 2020 -0600
  69. d904ac1 Add Matterhorn CPU lib by Jimmy Brisson · Wed Jan 08 13:52:51 2020 -0600
  70. 2463f9d Add CPULib for Klein Core by Jimmy Brisson · Mon Dec 09 14:02:22 2019 -0600
  71. 5b9055f fconf: Add mbedtls shared heap as property by Louis Mayencourt · Tue Oct 01 10:45:14 2019 +0100
  72. 4da9b31 fconf: Add TBBR disable_authentication property by Louis Mayencourt · Mon Sep 30 10:57:24 2019 +0100
  73. 6d2b573 fconf: Add dynamic config DTBs info as property by Louis Mayencourt · Tue Dec 17 13:17:25 2019 +0000
  74. 81bd916 fconf: Populate properties from dtb during bl2 setup by Louis Mayencourt · Thu Oct 17 15:14:25 2019 +0100
  75. 5a15b2d fconf: Load config dtb from bl1 by Louis Mayencourt · Thu Oct 17 14:46:51 2019 +0100
  76. 944ade8 fconf: initial commit by Louis Mayencourt · Thu Aug 08 12:03:26 2019 +0100
  77. ff46037 Merge "Use correct type when reading SCR register" into integration by Alexei Fedorov · Thu Jan 30 16:55:55 2020 +0000
  78. d57f1d2 Merge changes I0fb7cf79,Ia8eb4710 into integration by Soby Mathew · Wed Jan 29 09:51:21 2020 +0000
  79. 1c819c3 Use correct type when reading SCR register by Louis Mayencourt · Fri Jan 24 13:30:28 2020 +0000
  80. 3880a36 Neovers N1: added support to update presence of External LLC by Manish Pandey · Fri Jan 24 11:54:44 2020 +0000
  81. f3a6839 qemu: Implement qemu_system_off via semihosting. by Andrew Walbran · Wed Jan 15 14:18:04 2020 +0000
  82. a265ade lib: utils_def: add CLAMP macro by Lionel Debieve · Thu Jan 02 11:14:16 2020 +0100
  83. 025b1d2 Merge "Unify type of "cpu_idx" across PSCI module." into integration by Mark Dykes · Fri Jan 10 19:39:17 2020 +0000
  84. 4287c0c Unify type of "cpu_idx" across PSCI module. by Deepika Bhavnani · Fri Dec 13 10:23:18 2019 -0600
  85. 71e66b4 Merge "smccc: add get smc function id num macro" into integration by Mark Dykes · Thu Jan 09 20:22:16 2020 +0000
  86. 304b7f9 smccc: add get smc function id num macro by Olivier Deprez · Mon Dec 23 12:04:45 2019 +0100
  87. a091d04 Simplify PMF helper macro definitions across header files by Madhukar Pappireddy · Mon Jan 06 14:42:30 2020 -0600
  88. c74aa31 Merge "Workaround for Hercules erratum 1688305" into integration by Manish Pandey · Mon Dec 30 15:52:32 2019 +0000
  89. 4efede7 Workaround for Hercules erratum 1688305 by Madhukar Pappireddy · Wed Dec 18 15:56:27 2019 -0600
  90. 9ab98aa lib: cpu: Add additional field definition for A72 L2 control by Sheetal Tigadoli · Fri Apr 12 15:28:44 2019 +0530
  91. ce9af96 Merge "debugfs: add SMC channel" into integration by Mark Dykes · Fri Dec 20 20:56:23 2019 +0000
  92. 40b88bd Merge "debugfs: add 9p device interface" into integration by Mark Dykes · Fri Dec 20 18:10:50 2019 +0000
  93. db4e25a spm: Remove SPM Alpha 1 prototype and support files by Paul Beesley · Mon Oct 14 15:27:12 2019 +0000
  94. aa4fd60 Merge changes from topic "bs/pmf32" into integration by György Szing · Fri Dec 20 10:33:43 2019 +0000
  95. 9660dc1 debugfs: add SMC channel by Ambroise Vincent · Fri Jul 12 13:47:03 2019 +0100
  96. f8cee2d Merge "arm: gicv3: Fix compiler dependent behavior" into integration by Soby Mathew · Tue Dec 17 16:43:39 2019 +0000
  97. 78dc10c pmf: Make the runtime instrumentation work on AArch32 by Bence Szépkúti · Thu Nov 07 12:09:24 2019 +0100
  98. cb4c562 debugfs: add 9p device interface by Olivier Deprez · Thu Sep 19 17:46:46 2019 +0200
  99. cf17578 libc: Fix SIZE_MAX on AArch32 by Bence Szépkúti · Mon Dec 16 14:57:40 2019 +0100
  100. 94606d6 Merge "libc: add memrchr" into integration by Alexei Fedorov · Wed Dec 11 10:14:13 2019 +0000