blob: 2f8a65e56878c420b142d80c7c850f0b008fed6b [file] [log] [blame]
Ryan Harkin25cff832014-01-13 12:37:03 +00001#
johpow01aef12f22020-10-15 13:40:04 -05002# Copyright (c) 2013-2021, Arm Limited and Contributors. All rights reserved.
Ryan Harkin25cff832014-01-13 12:37:03 +00003#
dp-armfa3cf0b2017-05-03 09:38:09 +01004# SPDX-License-Identifier: BSD-3-Clause
Ryan Harkin25cff832014-01-13 12:37:03 +00005#
6
Soby Mathewb6f3b1f2016-04-07 17:40:04 +01007# Use the GICv3 driver on the FVP by default
8FVP_USE_GIC_DRIVER := FVP_GICV3
Jeenu Viswambharan528d21b2016-11-15 13:53:57 +00009
Jeenu Viswambharan528d21b2016-11-15 13:53:57 +000010# Default cluster count for FVP
11FVP_CLUSTER_COUNT := 2
12
Jeenu Viswambharan75421132018-01-31 14:52:08 +000013# Default number of CPUs per cluster on FVP
14FVP_MAX_CPUS_PER_CLUSTER := 4
15
Jeenu Viswambharan528d21b2016-11-15 13:53:57 +000016# Default number of threads per CPU on FVP
17FVP_MAX_PE_PER_CPU := 1
18
Manish V Badarkheb24c6372021-01-24 03:26:50 +000019# Disable redistributor frame of inactive/fused CPU cores by marking it as read
20# only; enable redistributor frames of all CPU cores by default.
21FVP_GICR_REGION_PROTECTION := 0
22
Soby Mathew5f6412a2018-02-08 11:39:38 +000023FVP_DT_PREFIX := fvp-base-gicv3-psci
24
Achin Gupta1fa7eb62015-11-03 14:18:34 +000025# The FVP platform depends on this macro to build with correct GIC driver.
26$(eval $(call add_define,FVP_USE_GIC_DRIVER))
27
Jeenu Viswambharan528d21b2016-11-15 13:53:57 +000028# Pass FVP_CLUSTER_COUNT to the build system.
Soby Mathew47e43f22016-02-01 14:04:34 +000029$(eval $(call add_define,FVP_CLUSTER_COUNT))
Soby Mathew7356b1e2016-03-24 10:12:42 +000030
Jeenu Viswambharan75421132018-01-31 14:52:08 +000031# Pass FVP_MAX_CPUS_PER_CLUSTER to the build system.
32$(eval $(call add_define,FVP_MAX_CPUS_PER_CLUSTER))
33
Jeenu Viswambharan528d21b2016-11-15 13:53:57 +000034# Pass FVP_MAX_PE_PER_CPU to the build system.
35$(eval $(call add_define,FVP_MAX_PE_PER_CPU))
36
Manish V Badarkheb24c6372021-01-24 03:26:50 +000037# Pass FVP_GICR_REGION_PROTECTION to the build system.
38$(eval $(call add_define,FVP_GICR_REGION_PROTECTION))
39
Soby Mathew7356b1e2016-03-24 10:12:42 +000040# Sanity check the cluster count and if FVP_CLUSTER_COUNT <= 2,
41# choose the CCI driver , else the CCN driver
42ifeq ($(FVP_CLUSTER_COUNT), 0)
43$(error "Incorrect cluster count specified for FVP port")
44else ifeq ($(FVP_CLUSTER_COUNT),$(filter $(FVP_CLUSTER_COUNT),1 2))
45FVP_INTERCONNECT_DRIVER := FVP_CCI
46else
47FVP_INTERCONNECT_DRIVER := FVP_CCN
Soby Mathew47e43f22016-02-01 14:04:34 +000048endif
49
Soby Mathew7356b1e2016-03-24 10:12:42 +000050$(eval $(call add_define,FVP_INTERCONNECT_DRIVER))
51
Alexei Fedorov84f1b5d2020-03-23 18:45:17 +000052# Choose the GIC sources depending upon the how the FVP will be invoked
Andre Przywarae1cc1302020-03-25 15:50:38 +000053ifeq (${FVP_USE_GIC_DRIVER}, FVP_GICV3)
Alexei Fedorov84f1b5d2020-03-23 18:45:17 +000054
Andre Przywarae1cc1302020-03-25 15:50:38 +000055# The GIC model (GIC-600 or GIC-500) will be detected at runtime
56GICV3_SUPPORT_GIC600 := 1
Alexei Fedorov84f1b5d2020-03-23 18:45:17 +000057GICV3_OVERRIDE_DISTIF_PWR_OPS := 1
58
59# Include GICv3 driver files
60include drivers/arm/gic/v3/gicv3.mk
61
62FVP_GIC_SOURCES := ${GICV3_SOURCES} \
Achin Gupta1fa7eb62015-11-03 14:18:34 +000063 plat/common/plat_gicv3.c \
64 plat/arm/common/arm_gicv3.c
Jeenu Viswambharand7a901e2016-12-06 16:15:22 +000065
laurenw-armdc5e9a22020-05-12 10:58:11 -050066 ifeq ($(filter 1,${BL2_AT_EL3} ${RESET_TO_BL31} ${RESET_TO_SP_MIN}),)
67 FVP_GIC_SOURCES += plat/arm/board/fvp/fvp_gicv3.c
68 endif
69
Achin Gupta1fa7eb62015-11-03 14:18:34 +000070else ifeq (${FVP_USE_GIC_DRIVER}, FVP_GICV2)
Alexei Fedorovfc4f80e2020-04-07 11:48:00 +010071
72# No GICv4 extension
73GIC_ENABLE_V4_EXTN := 0
74$(eval $(call add_define,GIC_ENABLE_V4_EXTN))
75
Alexei Fedorovcaa18022020-07-14 10:47:25 +010076# Include GICv2 driver files
77include drivers/arm/gic/v2/gicv2.mk
Alexei Fedorovfc4f80e2020-04-07 11:48:00 +010078
Alexei Fedorovcaa18022020-07-14 10:47:25 +010079FVP_GIC_SOURCES := ${GICV2_SOURCES} \
Achin Gupta1fa7eb62015-11-03 14:18:34 +000080 plat/common/plat_gicv2.c \
81 plat/arm/common/arm_gicv2.c
Soby Mathew5f6412a2018-02-08 11:39:38 +000082
83FVP_DT_PREFIX := fvp-base-gicv2-psci
Achin Gupta1fa7eb62015-11-03 14:18:34 +000084else
85$(error "Incorrect GIC driver chosen on FVP port")
86endif
87
Soby Mathew7356b1e2016-03-24 10:12:42 +000088ifeq (${FVP_INTERCONNECT_DRIVER}, FVP_CCI)
Jeenu Viswambharan9e78b922017-07-18 15:42:50 +010089FVP_INTERCONNECT_SOURCES := drivers/arm/cci/cci.c
Soby Mathew7356b1e2016-03-24 10:12:42 +000090else ifeq (${FVP_INTERCONNECT_DRIVER}, FVP_CCN)
91FVP_INTERCONNECT_SOURCES := drivers/arm/ccn/ccn.c \
92 plat/arm/common/arm_ccn.c
93else
94$(error "Incorrect CCN driver chosen on FVP port")
95endif
Vikram Kanigirifbb13012016-02-15 11:54:14 +000096
Soby Mathew9c708b52016-02-26 14:23:19 +000097FVP_SECURITY_SOURCES := drivers/arm/tzc/tzc400.c \
Vikram Kanigiri70752bb2016-02-10 14:50:53 +000098 plat/arm/board/fvp/fvp_security.c \
99 plat/arm/common/arm_tzc400.c
100
Vikram Kanigirifbb13012016-02-15 11:54:14 +0000101
Juan Castillo31a68f02015-04-14 12:49:03 +0100102PLAT_INCLUDES := -Iplat/arm/board/fvp/include
Sandrine Bailleuxe701e302014-05-20 17:28:25 +0100103
Ryan Harkin25cff832014-01-13 12:37:03 +0000104
Soby Mathewcc037c12016-04-08 16:42:58 +0100105PLAT_BL_COMMON_SOURCES := plat/arm/board/fvp/fvp_common.c
Ryan Harkin25cff832014-01-13 12:37:03 +0000106
Soby Mathew0d268dc2016-07-11 14:13:56 +0100107FVP_CPU_LIBS := lib/cpus/${ARCH}/aem_generic.S
108
109ifeq (${ARCH}, aarch64)
John Tsichritzisfe6df392019-03-19 17:20:52 +0000110
John Tsichritzis7557c662019-06-03 13:54:30 +0100111# select a different set of CPU files, depending on whether we compile for
112# hardware assisted coherency cores or not
John Tsichritzisfe6df392019-03-19 17:20:52 +0000113ifeq (${HW_ASSISTED_COHERENCY}, 0)
John Tsichritzisc0c104a2019-08-13 10:11:41 +0100114# Cores used without DSU
John Tsichritzisfe6df392019-03-19 17:20:52 +0000115 FVP_CPU_LIBS += lib/cpus/aarch64/cortex_a35.S \
Soby Mathewc704cbc2014-08-14 11:33:56 +0100116 lib/cpus/aarch64/cortex_a53.S \
117 lib/cpus/aarch64/cortex_a57.S \
Yatharth Kochar63af6872016-02-09 12:00:03 +0000118 lib/cpus/aarch64/cortex_a72.S \
John Tsichritzisfe6df392019-03-19 17:20:52 +0000119 lib/cpus/aarch64/cortex_a73.S
120else
John Tsichritzisc0c104a2019-08-13 10:11:41 +0100121# Cores used with DSU only
John Tsichritzis7557c662019-06-03 13:54:30 +0100122 ifeq (${CTX_INCLUDE_AARCH32_REGS}, 0)
John Tsichritzisc0c104a2019-08-13 10:11:41 +0100123 # AArch64-only cores
John Tsichritzis7557c662019-06-03 13:54:30 +0100124 FVP_CPU_LIBS += lib/cpus/aarch64/cortex_a76.S \
125 lib/cpus/aarch64/cortex_a76ae.S \
Balint Dobszaycc942642019-07-03 13:02:56 +0200126 lib/cpus/aarch64/cortex_a77.S \
Jimmy Brisson7ec175e2020-06-01 16:49:34 -0500127 lib/cpus/aarch64/cortex_a78.S \
Javier Almansa Sobrino9faad3c2020-10-23 13:22:07 +0100128 lib/cpus/aarch64/neoverse_n_common.S \
John Tsichritzis7557c662019-06-03 13:54:30 +0100129 lib/cpus/aarch64/neoverse_n1.S \
Javier Almansa Sobrino9faad3c2020-10-23 13:22:07 +0100130 lib/cpus/aarch64/neoverse_n2.S \
John Tsichritzis7557c662019-06-03 13:54:30 +0100131 lib/cpus/aarch64/neoverse_e1.S \
Jimmy Brisson958a0b12020-09-30 15:28:03 -0500132 lib/cpus/aarch64/neoverse_v1.S \
Jimmy Brisson7cc90c42020-09-30 15:34:51 -0500133 lib/cpus/aarch64/cortex_a78_ae.S \
johpow01a3810e82021-05-18 15:23:31 -0500134 lib/cpus/aarch64/cortex_a510.S \
135 lib/cpus/aarch64/cortex_a710.S \
johpow01aef12f22020-10-15 13:40:04 -0500136 lib/cpus/aarch64/cortex_makalu.S \
johpow014c42c0d2021-04-20 17:05:04 -0500137 lib/cpus/aarch64/cortex_makalu_elp_arm.S \
johpow01f0c8b262021-07-07 17:06:07 -0500138 lib/cpus/aarch64/cortex_demeter.S \
Imre Kis584410e2019-07-22 14:36:30 +0200139 lib/cpus/aarch64/cortex_a65.S \
Bipin Ravi4da1b0b2021-03-16 15:20:58 -0500140 lib/cpus/aarch64/cortex_a65ae.S \
141 lib/cpus/aarch64/cortex_a78c.S
John Tsichritzis7557c662019-06-03 13:54:30 +0100142 endif
John Tsichritzisc0c104a2019-08-13 10:11:41 +0100143 # AArch64/AArch32 cores
144 FVP_CPU_LIBS += lib/cpus/aarch64/cortex_a55.S \
145 lib/cpus/aarch64/cortex_a75.S
John Tsichritzisfe6df392019-03-19 17:20:52 +0000146endif
John Tsichritzis6deaf9c2018-10-08 17:09:43 +0100147
Yatharth Kochara4c219a2016-07-12 15:47:03 +0100148else
149FVP_CPU_LIBS += lib/cpus/aarch32/cortex_a32.S
Soby Mathew0d268dc2016-07-11 14:13:56 +0100150endif
Sandrine Bailleuxdd505792016-01-13 09:04:26 +0000151
Alexei Fedorov896799a2019-05-09 12:14:40 +0100152BL1_SOURCES += drivers/arm/smmu/smmu_v3.c \
153 drivers/arm/sp805/sp805.c \
Alexei Fedorov7131d832019-08-16 14:15:59 +0100154 drivers/delay_timer/delay_timer.c \
Aditya Angadi20b48412019-04-16 11:29:14 +0530155 drivers/io/io_semihosting.c \
Dan Handley2b6b5742015-03-19 19:17:53 +0000156 lib/semihosting/semihosting.c \
Yatharth Kochar88ac53b2016-07-04 11:03:49 +0100157 lib/semihosting/${ARCH}/semihosting_call.S \
158 plat/arm/board/fvp/${ARCH}/fvp_helpers.S \
Dan Handleyd617f662015-04-27 19:17:18 +0100159 plat/arm/board/fvp/fvp_bl1_setup.c \
Ambroise Vincentfa42c9e2019-07-04 14:58:45 +0100160 plat/arm/board/fvp/fvp_err.c \
Vikram Kanigirifbb13012016-02-15 11:54:14 +0000161 plat/arm/board/fvp/fvp_io_storage.c \
162 ${FVP_CPU_LIBS} \
163 ${FVP_INTERCONNECT_SOURCES}
164
Madhukar Pappireddy7a554a12020-08-12 13:18:19 -0500165ifeq (${USE_SP804_TIMER},1)
Alexei Fedorov7131d832019-08-16 14:15:59 +0100166BL1_SOURCES += drivers/arm/sp804/sp804_delay_timer.c
167else
168BL1_SOURCES += drivers/delay_timer/generic_delay_timer.c
169endif
170
Ryan Harkin25cff832014-01-13 12:37:03 +0000171
Ambroise Vincentfa42c9e2019-07-04 14:58:45 +0100172BL2_SOURCES += drivers/arm/sp805/sp805.c \
173 drivers/io/io_semihosting.c \
Roberto Vargasb96ee4b2018-08-06 13:35:31 +0100174 lib/utils/mem_region.c \
Dan Handley2b6b5742015-03-19 19:17:53 +0000175 lib/semihosting/semihosting.c \
Yatharth Kochara5f77d32016-07-04 11:26:14 +0100176 lib/semihosting/${ARCH}/semihosting_call.S \
Dan Handleyd617f662015-04-27 19:17:18 +0100177 plat/arm/board/fvp/fvp_bl2_setup.c \
Ambroise Vincentfa42c9e2019-07-04 14:58:45 +0100178 plat/arm/board/fvp/fvp_err.c \
Dan Handleyd617f662015-04-27 19:17:18 +0100179 plat/arm/board/fvp/fvp_io_storage.c \
Roberto Vargasb96ee4b2018-08-06 13:35:31 +0100180 plat/arm/common/arm_nor_psci_mem_protect.c \
Vikram Kanigiri70752bb2016-02-10 14:50:53 +0000181 ${FVP_SECURITY_SOURCES}
Ryan Harkin25cff832014-01-13 12:37:03 +0000182
Roberto Vargasb96ee4b2018-08-06 13:35:31 +0100183
Manish V Badarkhe09a192c2020-08-23 09:58:44 +0100184ifeq (${COT_DESC_IN_DTB},1)
185BL2_SOURCES += plat/arm/common/fconf/fconf_nv_cntr_getter.c
186endif
Roberto Vargasb96ee4b2018-08-06 13:35:31 +0100187
Roberto Vargas52207802017-11-17 13:22:18 +0000188ifeq (${BL2_AT_EL3},1)
189BL2_SOURCES += plat/arm/board/fvp/${ARCH}/fvp_helpers.S \
190 plat/arm/board/fvp/fvp_bl2_el3_setup.c \
191 ${FVP_CPU_LIBS} \
192 ${FVP_INTERCONNECT_SOURCES}
193endif
194
Madhukar Pappireddy7a554a12020-08-12 13:18:19 -0500195ifeq (${USE_SP804_TIMER},1)
Antonio Nino Diaz664adb62016-05-17 09:48:10 +0100196BL2_SOURCES += drivers/arm/sp804/sp804_delay_timer.c
Antonio Nino Diaz664adb62016-05-17 09:48:10 +0100197endif
198
Yatharth Kochar3a11eda2015-10-14 15:28:11 +0100199BL2U_SOURCES += plat/arm/board/fvp/fvp_bl2u_setup.c \
Vikram Kanigiri70752bb2016-02-10 14:50:53 +0000200 ${FVP_SECURITY_SOURCES}
Yatharth Kochar3a11eda2015-10-14 15:28:11 +0100201
Madhukar Pappireddy7a554a12020-08-12 13:18:19 -0500202ifeq (${USE_SP804_TIMER},1)
Alexei Fedorov7131d832019-08-16 14:15:59 +0100203BL2U_SOURCES += drivers/arm/sp804/sp804_delay_timer.c
204endif
205
Antonio Nino Diazf13d09a2019-01-23 21:50:09 +0000206BL31_SOURCES += drivers/arm/fvp/fvp_pwrc.c \
207 drivers/arm/smmu/smmu_v3.c \
Alexei Fedorov7131d832019-08-16 14:15:59 +0100208 drivers/delay_timer/delay_timer.c \
Antonio Nino Diazd7da2f82018-10-10 11:14:44 +0100209 drivers/cfi/v2m/v2m_flash.c \
Roberto Vargasb96ee4b2018-08-06 13:35:31 +0100210 lib/utils/mem_region.c \
Jeenu Viswambharan9e78b922017-07-18 15:42:50 +0100211 plat/arm/board/fvp/fvp_bl31_setup.c \
Madhukar Pappireddyd0cf0a92020-04-16 17:54:25 -0500212 plat/arm/board/fvp/fvp_console.c \
Dan Handleyd617f662015-04-27 19:17:18 +0100213 plat/arm/board/fvp/fvp_pm.c \
Dan Handleyd617f662015-04-27 19:17:18 +0100214 plat/arm/board/fvp/fvp_topology.c \
215 plat/arm/board/fvp/aarch64/fvp_helpers.S \
Roberto Vargasb96ee4b2018-08-06 13:35:31 +0100216 plat/arm/common/arm_nor_psci_mem_protect.c \
Vikram Kanigirifbb13012016-02-15 11:54:14 +0000217 ${FVP_CPU_LIBS} \
Vikram Kanigiri70752bb2016-02-10 14:50:53 +0000218 ${FVP_GIC_SOURCES} \
Vikram Kanigirifbb13012016-02-15 11:54:14 +0000219 ${FVP_INTERCONNECT_SOURCES} \
Vikram Kanigiri70752bb2016-02-10 14:50:53 +0000220 ${FVP_SECURITY_SOURCES}
Juan Castillo5e29c752015-01-07 10:39:25 +0000221
Madhukar Pappireddyae9677b2020-01-27 13:37:51 -0600222# Support for fconf in BL31
223# Added separately from the above list for better readability
Madhukar Pappireddyaa1121f2020-03-13 13:00:17 -0500224ifeq ($(filter 1,${BL2_AT_EL3} ${RESET_TO_BL31}),)
Madhukar Pappireddyae9677b2020-01-27 13:37:51 -0600225BL31_SOURCES += common/fdt_wrappers.c \
226 lib/fconf/fconf.c \
Manish V Badarkhe8717e032020-05-30 17:40:44 +0100227 lib/fconf/fconf_dyn_cfg_getter.c \
Madhukar Pappireddyae9677b2020-01-27 13:37:51 -0600228 plat/arm/board/fvp/fconf/fconf_hw_config_getter.c
Madhukar Pappireddy02cc3ff2020-06-02 09:26:30 -0500229
230ifeq (${SEC_INT_DESC_IN_FCONF},1)
231BL31_SOURCES += plat/arm/common/fconf/fconf_sec_intr_config.c
232endif
233
Madhukar Pappireddyaa1121f2020-03-13 13:00:17 -0500234endif
Madhukar Pappireddyae9677b2020-01-27 13:37:51 -0600235
Madhukar Pappireddy7a554a12020-08-12 13:18:19 -0500236ifeq (${USE_SP804_TIMER},1)
Alexei Fedorov7131d832019-08-16 14:15:59 +0100237BL31_SOURCES += drivers/arm/sp804/sp804_delay_timer.c
238else
239BL31_SOURCES += drivers/delay_timer/generic_delay_timer.c
240endif
241
Soby Mathewa684e582018-02-27 11:17:14 +0000242# Add the FDT_SOURCES and options for Dynamic Config (only for Unix env)
243ifdef UNIX_MK
Soby Mathew5f6412a2018-02-08 11:39:38 +0000244FVP_HW_CONFIG_DTS := fdts/${FVP_DT_PREFIX}.dts
Soby Mathewb6814842018-04-04 09:40:32 +0100245FDT_SOURCES += $(addprefix plat/arm/board/fvp/fdts/, \
Louis Mayencourt6d2b5732019-12-17 13:17:25 +0000246 ${PLAT}_fw_config.dts \
Manish V Badarkhe64616a52020-05-31 08:53:40 +0100247 ${PLAT}_tb_fw_config.dts \
Soby Mathewb6814842018-04-04 09:40:32 +0100248 ${PLAT}_soc_fw_config.dts \
249 ${PLAT}_nt_fw_config.dts \
250 )
251
Manish V Badarkhe64616a52020-05-31 08:53:40 +0100252FVP_FW_CONFIG := ${BUILD_PLAT}/fdts/${PLAT}_fw_config.dtb
253FVP_TB_FW_CONFIG := ${BUILD_PLAT}/fdts/${PLAT}_tb_fw_config.dtb
Soby Mathewb6814842018-04-04 09:40:32 +0100254FVP_SOC_FW_CONFIG := ${BUILD_PLAT}/fdts/${PLAT}_soc_fw_config.dtb
255FVP_NT_FW_CONFIG := ${BUILD_PLAT}/fdts/${PLAT}_nt_fw_config.dtb
256
257ifeq (${SPD},tspd)
258FDT_SOURCES += plat/arm/board/fvp/fdts/${PLAT}_tsp_fw_config.dts
259FVP_TOS_FW_CONFIG := ${BUILD_PLAT}/fdts/${PLAT}_tsp_fw_config.dtb
260
261# Add the TOS_FW_CONFIG to FIP and specify the same to certtool
Anders Dellien3f694742020-08-23 19:32:48 +0100262$(eval $(call TOOL_ADD_PAYLOAD,${FVP_TOS_FW_CONFIG},--tos-fw-config,${FVP_TOS_FW_CONFIG}))
Soby Mathewb6814842018-04-04 09:40:32 +0100263endif
Soby Mathew5f6412a2018-02-08 11:39:38 +0000264
Achin Guptada6ef0e2019-10-11 14:54:48 +0100265ifeq (${SPD},spmd)
Olivier Deprezbcaa0682020-04-01 21:28:26 +0200266
267ifeq ($(ARM_SPMC_MANIFEST_DTS),)
268ARM_SPMC_MANIFEST_DTS := plat/arm/board/fvp/fdts/${PLAT}_spmc_manifest.dts
269endif
270
271FDT_SOURCES += ${ARM_SPMC_MANIFEST_DTS}
272FVP_TOS_FW_CONFIG := ${BUILD_PLAT}/fdts/$(notdir $(basename ${ARM_SPMC_MANIFEST_DTS})).dtb
Achin Guptada6ef0e2019-10-11 14:54:48 +0100273
274# Add the TOS_FW_CONFIG to FIP and specify the same to certtool
Anders Dellien3f694742020-08-23 19:32:48 +0100275$(eval $(call TOOL_ADD_PAYLOAD,${FVP_TOS_FW_CONFIG},--tos-fw-config,${FVP_TOS_FW_CONFIG}))
Achin Guptada6ef0e2019-10-11 14:54:48 +0100276endif
277
Manish V Badarkhe64616a52020-05-31 08:53:40 +0100278# Add the FW_CONFIG to FIP and specify the same to certtool
Anders Dellien3f694742020-08-23 19:32:48 +0100279$(eval $(call TOOL_ADD_PAYLOAD,${FVP_FW_CONFIG},--fw-config,${FVP_FW_CONFIG}))
Soby Mathew5f6412a2018-02-08 11:39:38 +0000280# Add the TB_FW_CONFIG to FIP and specify the same to certtool
Anders Dellien3f694742020-08-23 19:32:48 +0100281$(eval $(call TOOL_ADD_PAYLOAD,${FVP_TB_FW_CONFIG},--tb-fw-config,${FVP_TB_FW_CONFIG}))
Soby Mathewb6814842018-04-04 09:40:32 +0100282# Add the SOC_FW_CONFIG to FIP and specify the same to certtool
Anders Dellien3f694742020-08-23 19:32:48 +0100283$(eval $(call TOOL_ADD_PAYLOAD,${FVP_SOC_FW_CONFIG},--soc-fw-config,${FVP_SOC_FW_CONFIG}))
Soby Mathewb6814842018-04-04 09:40:32 +0100284# Add the NT_FW_CONFIG to FIP and specify the same to certtool
Anders Dellien3f694742020-08-23 19:32:48 +0100285$(eval $(call TOOL_ADD_PAYLOAD,${FVP_NT_FW_CONFIG},--nt-fw-config,${FVP_NT_FW_CONFIG}))
Soby Mathew5f6412a2018-02-08 11:39:38 +0000286
287FDT_SOURCES += ${FVP_HW_CONFIG_DTS}
288$(eval FVP_HW_CONFIG := ${BUILD_PLAT}/$(patsubst %.dts,%.dtb,$(FVP_HW_CONFIG_DTS)))
289
290# Add the HW_CONFIG to FIP and specify the same to certtool
Anders Dellien3f694742020-08-23 19:32:48 +0100291$(eval $(call TOOL_ADD_PAYLOAD,${FVP_HW_CONFIG},--hw-config,${FVP_HW_CONFIG}))
Soby Mathewa684e582018-02-27 11:17:14 +0000292endif
Soby Mathew5f6412a2018-02-08 11:39:38 +0000293
Dimitris Papastamos12241b92017-11-14 13:27:41 +0000294# Enable Activity Monitor Unit extensions by default
295ENABLE_AMU := 1
296
Dimitris Papastamos756b8dc2018-05-31 14:10:06 +0100297# Enable dynamic mitigation support by default
298DYNAMIC_WORKAROUND_CVE_2018_3639 := 1
299
Manish Pandey2207e932019-11-06 13:17:46 +0000300# Enable reclaiming of BL31 initialisation code for secondary cores
Ambroise Vincentb7a14972019-07-17 11:17:28 +0100301# stacks for FVP. However, don't enable reclaiming for clang.
Soby Mathew7823d9e2018-10-14 08:13:44 +0100302ifneq (${RESET_TO_BL31},1)
Ambroise Vincentb7a14972019-07-17 11:17:28 +0100303ifeq ($(findstring clang,$(notdir $(CC))),)
Daniel Boulbyb1b058d2018-09-18 11:52:49 +0100304RECLAIM_INIT_CODE := 1
Soby Mathew7823d9e2018-10-14 08:13:44 +0100305endif
Ambroise Vincentb7a14972019-07-17 11:17:28 +0100306endif
Daniel Boulbyb1b058d2018-09-18 11:52:49 +0100307
Dimitris Papastamosd7e2e9e2017-12-11 11:45:35 +0000308ifeq (${ENABLE_AMU},1)
John Tsichritzisfe6df392019-03-19 17:20:52 +0000309BL31_SOURCES += lib/cpus/aarch64/cpuamu.c \
Dimitris Papastamos0b00f8a2018-02-14 10:00:06 +0000310 lib/cpus/aarch64/cpuamu_helpers.S
John Tsichritzisfe6df392019-03-19 17:20:52 +0000311
312ifeq (${HW_ASSISTED_COHERENCY}, 1)
313BL31_SOURCES += lib/cpus/aarch64/cortex_a75_pubsub.c \
314 lib/cpus/aarch64/neoverse_n1_pubsub.c
315endif
Dimitris Papastamosd7e2e9e2017-12-11 11:45:35 +0000316endif
317
Jeenu Viswambharana490fe02018-06-08 08:44:36 +0100318ifeq (${RAS_EXTENSION},1)
319BL31_SOURCES += plat/arm/board/fvp/aarch64/fvp_ras.c
320endif
321
Douglas Raillard306593d2017-02-24 18:14:15 +0000322ifneq (${ENABLE_STACK_PROTECTOR},0)
323PLAT_BL_COMMON_SOURCES += plat/arm/board/fvp/fvp_stack_protector.c
324endif
325
dp-armcdd03cb2017-02-15 11:07:55 +0000326ifeq (${ARCH},aarch32)
327 NEED_BL32 := yes
328endif
329
Antonio Nino Diaz4e6408c2019-01-23 16:23:07 +0000330# Enable the dynamic translation tables library.
331ifeq (${ARCH},aarch32)
332 ifeq (${RESET_TO_SP_MIN},1)
Masahiro Yamada1adc5f52020-04-01 14:28:24 +0900333 BL32_CPPFLAGS += -DPLAT_XLAT_TABLES_DYNAMIC
Antonio Nino Diaz4e6408c2019-01-23 16:23:07 +0000334 endif
Petre-Ionut Tudore5a6fef2019-11-07 15:18:03 +0000335else # AArch64
Antonio Nino Diaz4e6408c2019-01-23 16:23:07 +0000336 ifeq (${RESET_TO_BL31},1)
Masahiro Yamada1adc5f52020-04-01 14:28:24 +0900337 BL31_CPPFLAGS += -DPLAT_XLAT_TABLES_DYNAMIC
Antonio Nino Diaz4e6408c2019-01-23 16:23:07 +0000338 endif
Antonio Nino Diaz60ef6752019-02-12 13:32:03 +0000339 ifeq (${SPD},trusty)
Masahiro Yamada1adc5f52020-04-01 14:28:24 +0900340 BL31_CPPFLAGS += -DPLAT_XLAT_TABLES_DYNAMIC
Antonio Nino Diaz60ef6752019-02-12 13:32:03 +0000341 endif
Antonio Nino Diaz4e6408c2019-01-23 16:23:07 +0000342endif
343
Petre-Ionut Tudore5a6fef2019-11-07 15:18:03 +0000344ifeq (${ALLOW_RO_XLAT_TABLES}, 1)
345 ifeq (${ARCH},aarch32)
Masahiro Yamada1adc5f52020-04-01 14:28:24 +0900346 BL32_CPPFLAGS += -DPLAT_RO_XLAT_TABLES
Petre-Ionut Tudore5a6fef2019-11-07 15:18:03 +0000347 else # AArch64
Masahiro Yamada1adc5f52020-04-01 14:28:24 +0900348 BL31_CPPFLAGS += -DPLAT_RO_XLAT_TABLES
Petre-Ionut Tudore5a6fef2019-11-07 15:18:03 +0000349 ifeq (${SPD},tspd)
Masahiro Yamada1adc5f52020-04-01 14:28:24 +0900350 BL32_CPPFLAGS += -DPLAT_RO_XLAT_TABLES
Petre-Ionut Tudore5a6fef2019-11-07 15:18:03 +0000351 endif
352 endif
353endif
354
Ambroise Vincent9660dc12019-07-12 13:47:03 +0100355ifeq (${USE_DEBUGFS},1)
Masahiro Yamada1adc5f52020-04-01 14:28:24 +0900356 BL31_CPPFLAGS += -DPLAT_XLAT_TABLES_DYNAMIC
Ambroise Vincent9660dc12019-07-12 13:47:03 +0100357endif
358
Soby Mathew3b5156e2017-10-05 12:27:33 +0100359# Add support for platform supplied linker script for BL31 build
360$(eval $(call add_define,PLAT_EXTRA_LD_SCRIPT))
361
Roberto Vargas9f412482018-01-16 10:35:23 +0000362ifneq (${BL2_AT_EL3}, 0)
363 override BL1_SOURCES =
364endif
365
Juan Castillo31a68f02015-04-14 12:49:03 +0100366include plat/arm/board/common/board_common.mk
Dan Handley2b6b5742015-03-19 19:17:53 +0000367include plat/arm/common/arm_common.mk
Soby Mathew45e39e22018-03-26 15:16:46 +0100368
Max Shvetsov06dba292019-12-06 11:50:12 +0000369ifeq (${TRUSTED_BOARD_BOOT}, 1)
370BL1_SOURCES += plat/arm/board/fvp/fvp_trusted_boot.c
371BL2_SOURCES += plat/arm/board/fvp/fvp_trusted_boot.c
Alexei Fedorov61369a22020-07-13 14:59:02 +0100372
373ifeq (${MEASURED_BOOT},1)
374BL2_SOURCES += plat/arm/board/fvp/fvp_measured_boot.c
375endif
376
Soby Mathew45e39e22018-03-26 15:16:46 +0100377# FVP being a development platform, enable capability to disable Authentication
Antonio Nino Diaz05f49572018-09-25 11:37:23 +0100378# dynamically if TRUSTED_BOARD_BOOT is set.
Max Shvetsov06dba292019-12-06 11:50:12 +0000379DYN_DISABLE_AUTH := 1
Soby Mathew45e39e22018-03-26 15:16:46 +0100380endif
Manish V Badarkhe2d49ef32021-08-24 14:42:35 +0100381
382# enable trace buffer control registers access to NS by default
383ENABLE_TRBE_FOR_NS := 1
384
385# enable trace system registers access to NS by default
386ENABLE_SYS_REG_TRACE_FOR_NS := 1
387
388# enable trace filter control registers access to NS by default
389ENABLE_TRF_FOR_NS := 1