blob: 5be1234d2210dee790c0866303295c49c421a482 [file] [log] [blame]
Davidson Kd103f002023-07-03 11:54:45 +05301# Copyright (c) 2021-2024, Arm Limited. All rights reserved.
Usama Ariff1513622021-04-09 17:07:41 +01002#
3# SPDX-License-Identifier: BSD-3-Clause
4#
5
Chris Kaye9272152021-09-28 15:52:14 +01006include common/fdt_wrappers.mk
7
Boyan Karatotev192ad5d2023-12-12 15:59:01 +00008TARGET_FLAVOUR := fvp
Boyan Karatotev95562762023-11-15 11:54:33 +00009# DPU with SCMI may not necessarily work, so allow its independence
10TC_DPU_USE_SCMI_CLK := 1
Kshitij Sisodia090a6aa2023-11-22 17:03:45 +000011# SCMI power domain control enable
12TC_SCMI_PD_CTRL_EN := 1
13# IOMMU: Enable the use of system or individual MMUs
14TC_IOMMU_EN := 1
Boyan Karatotev192ad5d2023-12-12 15:59:01 +000015
Boyan Karatotev6ed3bf62023-07-07 13:33:19 +000016ifneq ($(shell expr $(TARGET_PLATFORM) \<= 1), 0)
Manish V Badarkhec7570d12023-11-20 18:25:49 +000017 $(warning Platform ${PLAT}$(TARGET_PLATFORM) is deprecated. \
18 Some of the features might not work as expected)
19endif
20
Boyan Karatotev6ed3bf62023-07-07 13:33:19 +000021ifeq ($(shell expr $(TARGET_PLATFORM) \<= 3), 0)
22 $(error TARGET_PLATFORM must be less than or equal to 3)
Usama Ariff1513622021-04-09 17:07:41 +010023endif
24
Boyan Karatotev192ad5d2023-12-12 15:59:01 +000025ifeq ($(filter ${TARGET_FLAVOUR}, fvp fpga),)
26 $(error TARGET_FLAVOUR must be fvp or fpga)
27endif
28
29$(eval $(call add_defines, \
30 TARGET_PLATFORM \
31 TARGET_FLAVOUR_$(call uppercase,${TARGET_FLAVOUR}) \
Boyan Karatotev95562762023-11-15 11:54:33 +000032 TC_DPU_USE_SCMI_CLK \
Kshitij Sisodia090a6aa2023-11-22 17:03:45 +000033 TC_SCMI_PD_CTRL_EN \
34 TC_IOMMU_EN \
Boyan Karatotev192ad5d2023-12-12 15:59:01 +000035))
Olivier Deprez7e5597c2022-07-20 17:37:23 +020036
Usama Ariff1513622021-04-09 17:07:41 +010037CSS_LOAD_SCP_IMAGES := 1
38
39CSS_USE_SCMI_SDS_DRIVER := 1
40
Manish Pandeyd419e222023-02-13 12:39:17 +000041ENABLE_FEAT_RAS := 1
42
Usama Ariff1513622021-04-09 17:07:41 +010043SDEI_SUPPORT := 0
44
45EL3_EXCEPTION_HANDLING := 0
46
Manish Pandey0e3379d2022-10-10 11:43:08 +010047HANDLE_EA_EL3_FIRST_NS := 0
Usama Ariff1513622021-04-09 17:07:41 +010048
49# System coherency is managed in hardware
50HW_ASSISTED_COHERENCY := 1
51
52# When building for systems with hardware-assisted coherency, there's no need to
53# use USE_COHERENT_MEM. Require that USE_COHERENT_MEM must be set to 0 too.
54USE_COHERENT_MEM := 0
55
56GIC_ENABLE_V4_EXTN := 1
57
58# GIC-600 configuration
59GICV3_SUPPORT_GIC600 := 1
60
Usama Arif1925c782021-08-20 20:53:34 +010061# Enable SVE
Jayanth Dodderi Chidanand4e169e72023-03-31 10:39:22 +010062ENABLE_SVE_FOR_NS := 2
Usama Arif1925c782021-08-20 20:53:34 +010063ENABLE_SVE_FOR_SWD := 1
Usama Ariff1513622021-04-09 17:07:41 +010064
Davidson K65361052021-10-13 18:49:41 +053065# enable trace buffer control registers access to NS by default
66ENABLE_TRBE_FOR_NS := 1
67
68# enable trace system registers access to NS by default
69ENABLE_SYS_REG_TRACE_FOR_NS := 1
70
71# enable trace filter control registers access to NS by default
72ENABLE_TRF_FOR_NS := 1
73
Usama Ariff1513622021-04-09 17:07:41 +010074# Include GICv3 driver files
75include drivers/arm/gic/v3/gicv3.mk
76
77ENT_GIC_SOURCES := ${GICV3_SOURCES} \
78 plat/common/plat_gicv3.c \
79 plat/arm/common/arm_gicv3.c
80
81override NEED_BL2U := no
82
83override ARM_PLAT_MT := 1
84
85TC_BASE = plat/arm/board/tc
86
Boyan Karatotev8dec1f52023-12-20 16:28:23 +000087PLAT_INCLUDES += -I${TC_BASE}/include/ \
88 -I${TC_BASE}/fdts/
Usama Ariff1513622021-04-09 17:07:41 +010089
Usama Ariff1513622021-04-09 17:07:41 +010090# CPU libraries for TARGET_PLATFORM=1
91ifeq (${TARGET_PLATFORM}, 1)
Rupinderjit Singh820b3b62022-04-04 17:28:41 +010092TC_CPU_SOURCES += lib/cpus/aarch64/cortex_a510.S \
Rupinderjit Singh7e465552022-08-23 11:55:27 +010093 lib/cpus/aarch64/cortex_a715.S \
94 lib/cpus/aarch64/cortex_x3.S
Usama Ariff1513622021-04-09 17:07:41 +010095endif
96
Rupinderjit Singh820b3b62022-04-04 17:28:41 +010097# CPU libraries for TARGET_PLATFORM=2
98ifeq (${TARGET_PLATFORM}, 2)
Govindraj Rajaca3caf02023-06-28 08:49:21 -050099TC_CPU_SOURCES += lib/cpus/aarch64/cortex_a520.S \
Govindraj Raja37012fb2023-06-23 11:28:05 -0500100 lib/cpus/aarch64/cortex_a720.S \
Govindraj Raja0a120912023-06-23 11:09:31 -0500101 lib/cpus/aarch64/cortex_x4.S
Rupinderjit Singh820b3b62022-04-04 17:28:41 +0100102endif
103
Boyan Karatotev6ed3bf62023-07-07 13:33:19 +0000104# CPU libraries for TARGET_PLATFORM=3
105ifeq (${TARGET_PLATFORM}, 3)
106TC_CPU_SOURCES += lib/cpus/aarch64/cortex_a520.S \
107 lib/cpus/aarch64/cortex_chaberton.S \
108 lib/cpus/aarch64/cortex_blackhawk.S
109endif
110
Usama Ariff1513622021-04-09 17:07:41 +0100111INTERCONNECT_SOURCES := ${TC_BASE}/tc_interconnect.c
112
113PLAT_BL_COMMON_SOURCES += ${TC_BASE}/tc_plat.c \
114 ${TC_BASE}/include/tc_helpers.S
115
116BL1_SOURCES += ${INTERCONNECT_SOURCES} \
117 ${TC_CPU_SOURCES} \
118 ${TC_BASE}/tc_trusted_boot.c \
119 ${TC_BASE}/tc_err.c \
120 drivers/arm/sbsa/sbsa.c
121
Usama Ariff1513622021-04-09 17:07:41 +0100122BL2_SOURCES += ${TC_BASE}/tc_security.c \
123 ${TC_BASE}/tc_err.c \
124 ${TC_BASE}/tc_trusted_boot.c \
Usama Arifa49bd492021-08-17 17:57:10 +0100125 ${TC_BASE}/tc_bl2_setup.c \
Usama Ariff1513622021-04-09 17:07:41 +0100126 lib/utils/mem_region.c \
127 drivers/arm/tzc/tzc400.c \
128 plat/arm/common/arm_tzc400.c \
129 plat/arm/common/arm_nor_psci_mem_protect.c
130
131BL31_SOURCES += ${INTERCONNECT_SOURCES} \
132 ${TC_CPU_SOURCES} \
133 ${ENT_GIC_SOURCES} \
134 ${TC_BASE}/tc_bl31_setup.c \
135 ${TC_BASE}/tc_topology.c \
Usama Arifa49bd492021-08-17 17:57:10 +0100136 lib/fconf/fconf.c \
137 lib/fconf/fconf_dyn_cfg_getter.c \
Usama Ariff1513622021-04-09 17:07:41 +0100138 drivers/cfi/v2m/v2m_flash.c \
139 lib/utils/mem_region.c \
Madhukar Pappireddye108df22023-03-22 15:40:40 -0500140 plat/arm/common/arm_nor_psci_mem_protect.c \
141 drivers/arm/sbsa/sbsa.c
Usama Ariff1513622021-04-09 17:07:41 +0100142
Chris Kaye9272152021-09-28 15:52:14 +0100143BL31_SOURCES += ${FDT_WRAPPERS_SOURCES}
144
Usama Ariff1513622021-04-09 17:07:41 +0100145# Add the FDT_SOURCES and options for Dynamic Config
146FDT_SOURCES += ${TC_BASE}/fdts/${PLAT}_fw_config.dts \
147 ${TC_BASE}/fdts/${PLAT}_tb_fw_config.dts
148FW_CONFIG := ${BUILD_PLAT}/fdts/${PLAT}_fw_config.dtb
149TB_FW_CONFIG := ${BUILD_PLAT}/fdts/${PLAT}_tb_fw_config.dtb
150
151# Add the FW_CONFIG to FIP and specify the same to certtool
152$(eval $(call TOOL_ADD_PAYLOAD,${FW_CONFIG},--fw-config,${FW_CONFIG}))
153# Add the TB_FW_CONFIG to FIP and specify the same to certtool
154$(eval $(call TOOL_ADD_PAYLOAD,${TB_FW_CONFIG},--tb-fw-config,${TB_FW_CONFIG}))
155
156ifeq (${SPD},spmd)
157ifeq ($(ARM_SPMC_MANIFEST_DTS),)
Boyan Karatotev8dec1f52023-12-20 16:28:23 +0000158ARM_SPMC_MANIFEST_DTS := ${TC_BASE}/fdts/${PLAT}_spmc_test_manifest.dts
Usama Ariff1513622021-04-09 17:07:41 +0100159endif
160
161FDT_SOURCES += ${ARM_SPMC_MANIFEST_DTS}
162TC_TOS_FW_CONFIG := ${BUILD_PLAT}/fdts/$(notdir $(basename ${ARM_SPMC_MANIFEST_DTS})).dtb
163
164# Add the TOS_FW_CONFIG to FIP and specify the same to certtool
165$(eval $(call TOOL_ADD_PAYLOAD,${TC_TOS_FW_CONFIG},--tos-fw-config,${TC_TOS_FW_CONFIG}))
166endif
167
168#Device tree
169TC_HW_CONFIG_DTS := fdts/tc.dts
170TC_HW_CONFIG := ${BUILD_PLAT}/fdts/${PLAT}.dtb
171FDT_SOURCES += ${TC_HW_CONFIG_DTS}
172$(eval TC_HW_CONFIG := ${BUILD_PLAT}/$(patsubst %.dts,%.dtb,$(TC_HW_CONFIG_DTS)))
173
174# Add the HW_CONFIG to FIP and specify the same to certtool
175$(eval $(call TOOL_ADD_PAYLOAD,${TC_HW_CONFIG},--hw-config,${TC_HW_CONFIG}))
176
177override CTX_INCLUDE_AARCH32_REGS := 0
178
179override CTX_INCLUDE_PAUTH_REGS := 1
180
Andre Przywara30661a92023-02-03 15:30:14 +0000181override ENABLE_SPE_FOR_NS := 0
Usama Ariff1513622021-04-09 17:07:41 +0100182
Andre Przywara0b7f1b02023-03-21 13:53:19 +0000183override ENABLE_FEAT_AMU := 1
Davidson Kd103f002023-07-03 11:54:45 +0530184ENABLE_AMU_AUXILIARY_COUNTERS := 1
185ENABLE_AMU_FCONF := 1
Chris Kayc2d29ba2021-05-18 18:49:51 +0100186
Davidson Kd103f002023-07-03 11:54:45 +0530187ENABLE_MPMM := 1
188ENABLE_MPMM_FCONF := 1
Usama Ariff1513622021-04-09 17:07:41 +0100189
Tamas Banede4f052022-09-16 16:26:15 +0200190# Include Measured Boot makefile before any Crypto library makefile.
191# Crypto library makefile may need default definitions of Measured Boot build
192# flags present in Measured Boot makefile.
193ifeq (${MEASURED_BOOT},1)
194 MEASURED_BOOT_MK := drivers/measured_boot/rss/rss_measured_boot.mk
195 $(info Including ${MEASURED_BOOT_MK})
196 include ${MEASURED_BOOT_MK}
197 $(info Including rss_comms.mk)
198 include drivers/arm/rss/rss_comms.mk
199
200 BL1_SOURCES += ${MEASURED_BOOT_SOURCES} \
201 plat/arm/board/tc/tc_common_measured_boot.c \
202 plat/arm/board/tc/tc_bl1_measured_boot.c \
203 lib/psa/measured_boot.c \
204 ${RSS_COMMS_SOURCES}
205
206 BL2_SOURCES += ${MEASURED_BOOT_SOURCES} \
207 plat/arm/board/tc/tc_common_measured_boot.c \
208 plat/arm/board/tc/tc_bl2_measured_boot.c \
209 lib/psa/measured_boot.c \
210 ${RSS_COMMS_SOURCES}
211
212PLAT_INCLUDES += -Iinclude/lib/psa
213
214endif
215
laurenw-arm4c4181c2023-05-04 14:55:37 -0500216ifneq (${PLATFORM_TEST},)
laurenw-arm15aac382023-07-17 12:32:46 -0500217 # Add this include as first, before arm_common.mk. This is necessary
218 # because arm_common.mk builds Mbed TLS, and platform_test.mk can
219 # change the list of Mbed TLS files that are to be compiled
220 # (LIBMBEDTLS_SRCS).
221 include plat/arm/board/tc/platform_test.mk
laurenw-arm2ce1e352023-02-07 13:40:05 -0600222endif
223
Mate Toth-Pal14ba4af2022-10-21 14:24:49 +0200224
Usama Ariff1513622021-04-09 17:07:41 +0100225include plat/arm/common/arm_common.mk
226include plat/arm/css/common/css_common.mk
227include plat/arm/soc/common/soc_css.mk
228include plat/arm/board/common/board_common.mk