blob: 2884ea6d4f7e7d94d7a1c2aec8f720a5921cd8a8 [file] [log] [blame]
Oliver Swede8fed2fe2019-11-11 11:11:06 +00001/*
2 * Copyright (c) 2020, ARM Limited and Contributors. All rights reserved.
3 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6
7#include <lib/utils_def.h>
8
9#ifndef FPGA_DEF_H
10#define FPGA_DEF_H
11
12/*
Oliver Swede3769b3f2019-12-16 14:08:27 +000013 * These are set to large values to account for images describing systems with
14 * larger cluster configurations.
15 *
16 * For cases where the number of clusters, cores or threads is smaller than a
17 * maximum value below, this does not affect the PSCI functionality as any PEs
18 * that are present will still be indexed appropriately regardless of any empty
19 * entries in the array used to represent the topology.
Oliver Swede8fed2fe2019-11-11 11:11:06 +000020 */
Javier Almansa Sobrinofc78c3c2020-05-13 14:09:58 +010021
Andre Przywarab1402c82020-06-25 13:10:38 +010022#define FPGA_MAX_CLUSTER_COUNT 4
Oliver Swede3769b3f2019-12-16 14:08:27 +000023#define FPGA_MAX_CPUS_PER_CLUSTER 8
24#define FPGA_MAX_PE_PER_CPU 4
Oliver Swede8fed2fe2019-11-11 11:11:06 +000025
26#define FPGA_PRIMARY_CPU 0x0
Oliver Swede8fed2fe2019-11-11 11:11:06 +000027/*******************************************************************************
28 * FPGA image memory map related constants
29 ******************************************************************************/
30
Andre Przywaradb968062020-04-09 10:25:43 +010031/*
32 * UART base address, just for the crash console, as a fallback.
33 * The actual console UART address is taken from the DT.
34 */
35#define PLAT_FPGA_CRASH_UART_BASE 0x7ff80000
Oliver Swede8fed2fe2019-11-11 11:11:06 +000036
Andre Przywaraeec45eb2020-01-24 15:02:27 +000037#define FPGA_DEFAULT_TIMER_FREQUENCY 10000000
Oliver Swede20e01372019-12-02 13:33:40 +000038
Oliver Swede8fed2fe2019-11-11 11:11:06 +000039#endif