Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 55bc1bd032a4e3e56a2381ad69d972d0db93bc8a / arch / riscv
  1. 55bc1bd riscv: Fix clear bss loop in the start-up code by Rick Chen · 5 years ago
  2. 883275d riscv: ax25: cache: Add SPL_RISCV_MMODE for SPL by Rick Chen · 5 years ago
  3. eb61303 riscv: andes_plic: Fix some wrong configurations by Rick Chen · 5 years ago
  4. 276292a riscv: ax25: add SPL support by Rick Chen · 5 years ago
  5. a8ed626 riscv: dts: Add hifive-unleashed-a00 dts from Linux by Jagan Teki · 5 years ago
  6. 0381370 riscv: increase stack size to avoid a stack overflow during distro boot by Lukas Auer · 5 years ago
  7. 6980b6b common: Move board_get_usable_ram_top() out of common.h by Simon Glass · 5 years ago
  8. 8f3f761 common: Move enable/disable_interrupts out of common.h by Simon Glass · 5 years ago
  9. 9b61c7c common: Move interrupt functions into a new header by Simon Glass · 5 years ago
  10. 6333448 common: Move ARM cache operations out of common.h by Simon Glass · 5 years ago
  11. 1d91ba7 common: Move some cache and MMU functions out of common.h by Simon Glass · 5 years ago
  12. b8745f0 RISC-V: Align boot image header with Linux by Atish Patra · 5 years ago
  13. 211be3b gpio: sifive: add support for DM based gpio driver for FU540-SoC by Sagar Shrikant Kadam · 5 years ago
  14. 49cb706 riscv: cache: use CCTL to flush d-cache by Rick Chen · 5 years ago
  15. 5ff8f41 riscv: dts: move out AE350 L2 node from cpus node by Rick Chen · 5 years ago
  16. 05a684e riscv: cache: Flush L2 cache before jump to linux by Rick Chen · 5 years ago
  17. 19117d2 riscv: ax25: add imply v5l2 cache controller by Rick Chen · 5 years ago
  18. eaae83b riscv: andes_plic: init plic by scanning each cpu node by Rick Chen · 5 years ago
  19. b9ad45d riscv: update fix_rela_dyn by Marcus Comstedt · 5 years ago
  20. e9fbc71 riscv: add a generic FIT generator script by Lukas Auer · 5 years ago
  21. 2a2a925 riscv: support SPL stack and global data relocation by Lukas Auer · 5 years ago
  22. 396f0bd riscv: add SPL support by Lukas Auer · 5 years ago
  23. 6134659 riscv: add run mode configuration for SPL by Lukas Auer · 5 years ago
  24. f942636 riscv: Access CSRs using CSR numbers by Bin Meng · 5 years ago
  25. a27264c riscv: Sync csr.h with Linux kernel v5.2 by Bin Meng · 5 years ago
  26. 9cce6f7 env: Drop environment.h header file where not needed by Simon Glass · 5 years ago
  27. d680e9a efi_loader: use predefined constants in crt0_*_efi.S by Heinrich Schuchardt · 5 years ago
  28. 4216f34 riscv: Add Microchip MPFS Icicle board support by Padmarao Begari · 6 years ago
  29. 43ec7e0 CONFIG_SPL_SYS_[DI]CACHE_OFF: add by Trevor Woerner · 6 years ago
  30. ba64b8b CONFIG_SYS_[DI]CACHE_OFF: convert to Kconfig by Trevor Woerner · 6 years ago
  31. 583b409 RISCV: image: Add booti support by Atish Patra · 6 years ago
  32. 3043b90 riscv: prior_stage_fdt_address should only be used when OF_PRIOR_STAGE is enabled by Rick Chen · 6 years ago
  33. e5e6c36 riscv: Introduce CONFIG_XIP to support booting from flash by Rick Chen · 6 years ago
  34. a009fa7 dts: switch spi-flash to jedec, spi-nor compatible by Neil Armstrong · 6 years ago
  35. 5ca381e riscv: dts: fix CONFIG_DEFAULT_DEVICE_TREE failure by Rick Chen · 6 years ago
  36. 5e56cda riscv: dts: ae350 support SMP by Rick Chen · 6 years ago
  37. f71410a riscv: ax25: Andes specific cache shall only support in M-mode by Rick Chen · 6 years ago
  38. 14a1075 riscv: ax25: Add platform-specific Kconfig options by Rick Chen · 6 years ago
  39. 7376677 riscv: Add a SYSCON driver for Andestech's PLMT by Rick Chen · 6 years ago
  40. 6df4ed0 riscv: Add a SYSCON driver for Andestech's PLIC by Rick Chen · 6 years ago
  41. cddde09 riscv: hang if relocation of secondary harts fails by Lukas Auer · 6 years ago
  42. 9ebf294 riscv: do not rely on hart ID passed by previous boot stage by Lukas Auer · 6 years ago
  43. c4a6c8f riscv: boot images passed to bootm on all harts by Lukas Auer · 6 years ago
  44. a359665 riscv: add support for multi-hart systems by Lukas Auer · 6 years ago
  45. 8de4b3e riscv: save hart ID in register tp instead of s0 by Lukas Auer · 6 years ago
  46. 01558e2 riscv: delay initialization of caches and debug UART by Lukas Auer · 6 years ago
  47. e79178b riscv: implement IPI platform functions using SBI by Lukas Auer · 6 years ago
  48. 9c03845 riscv: import the supervisor binary interface header file by Lukas Auer · 6 years ago
  49. 83d573d riscv: add infrastructure for calling functions on other harts by Lukas Auer · 6 years ago
  50. 818d49a riscv: Enable CONFIG_SYS_BOOT_RAMDISK_HIGH for using initrd by Anup Patel · 6 years ago
  51. 7a167f2 riscv: Add SiFive FU540 board support by Anup Patel · 6 years ago
  52. 0bbe9cf riscv: generic: Ensure that U-Boot runs within 4GB for 64bit systems by Anup Patel · 6 years ago
  53. 6f07f45 riscv: Add place-holder asm/arch/clk.h for driver compilation by Anup Patel · 6 years ago
  54. 928452a riscv: Add asm/dma-mapping.h for DMA mappings by Anup Patel · 6 years ago
  55. 1240cd6 riscv: Rename cpu/qemu to cpu/generic by Anup Patel · 6 years ago
  56. bf12fe9 riscv: qemu: define standalone load address by Lukas Auer · 6 years ago
  57. d4e2417 riscv: remove RISC-V standalone linker script by Lukas Auer · 6 years ago
  58. 09dfc3c riscv: use invalidate/flush_*cache_range functions in cache.c by Lukas Auer · 6 years ago
  59. 6280e32 riscv: move the AX25-specific implementation of flush_dcache_all by Lukas Auer · 6 years ago
  60. 8318e89 riscv: clarify error message on undefined exceptions by Lukas Auer · 6 years ago
  61. e63488f riscv: bootm: Support booting VxWorks by Bin Meng · 6 years ago
  62. f331b9b riscv: Remove ae350.dts by Bin Meng · 6 years ago
  63. fda01b6 riscv: bootm: Change to use boot_hart from global data by Bin Meng · 6 years ago
  64. 89681a7 riscv: Save boot hart id to the global data by Bin Meng · 6 years ago
  65. bcc6c74 riscv: Adjust the _exit_trap() position to come before handle_trap() by Bin Meng · 6 years ago
  66. 1f46f6d riscv: Return to previous privilege level after trap handling by Bin Meng · 6 years ago
  67. ea95452 riscv: Fix context restore before returning from trap handler by Bin Meng · 6 years ago
  68. 2e128a7 riscv: Move trap handler codes to mtrap.S by Bin Meng · 6 years ago
  69. a7544ed riscv: Do some basic architecture level cpu initialization by Bin Meng · 6 years ago
  70. 9e9e6fe riscv: Add indirect stringification to csr_xxx ops by Bin Meng · 6 years ago
  71. edfe9a9 riscv: Update supports_extension() to use desc from cpu driver by Bin Meng · 6 years ago
  72. 731e2d4 riscv: Add exception codes for xcause register by Bin Meng · 6 years ago
  73. ea5086b riscv: Add CSR numbers by Bin Meng · 6 years ago
  74. 2caa1ee riscv: Remove non-DM version of print_cpuinfo() by Bin Meng · 6 years ago
  75. 7a3bbfb riscv: Probe cpus during boot by Bin Meng · 6 years ago
  76. dada2d1 riscv: Enlarge the default SYS_MALLOC_F_LEN by Bin Meng · 6 years ago
  77. 8fa4478 riscv: qemu: Add platform-specific Kconfig options by Bin Meng · 6 years ago
  78. f3c8479 riscv: Implement riscv_get_time() API using rdtime instruction by Anup Patel · 6 years ago
  79. b6ee5e1 riscv: Add a SYSCON driver for SiFive's Core Local Interruptor by Bin Meng · 6 years ago
  80. 2788177 riscv: Introduce a Kconfig option for machine mode by Anup Patel · 6 years ago
  81. 4b284ad riscv: ax25: Hide the ax25-specific Kconfig option by Bin Meng · 6 years ago
  82. 66c6935 riscv: qemu: Create a simple-bus driver for the soc node by Bin Meng · 6 years ago
  83. ecc5d83 riscv: add Kconfig entries for the code model by Lukas Auer · 6 years ago
  84. 2a21815 riscv: ax25-ae350: Pass dtb address to u-boot with a1 register by Rick Chen · 6 years ago
  85. 89b3934 riscv: Add kconfig option to run U-Boot in S-mode by Anup Patel · 6 years ago
  86. 5354888 riscv: efi: Generate Microsoft PE format compliant images by Bin Meng · 6 years ago
  87. 842d580 riscv: cache: Implement i/dcache [status, enable, disable] by Rick Chen · 6 years ago
  88. baaa062 riscv: dts: Add ae350_32.dts for RV32I by Rick Chen · 6 years ago
  89. 2dab6d4 riscv: dts: Sync to Linux Kernel ae350 dts. by Rick Chen · 6 years ago
  90. 86feab3 riscv: align bootm implementation with that of other architectures by Lukas Auer · 6 years ago
  91. 39a652b riscv: save hart ID and device tree passed by prior boot stage by Lukas Auer · 6 years ago
  92. 8598e6b riscv: do not blindly modify the mstatus CSR by Lukas Auer · 6 years ago
  93. 230ab8a riscv: remove unused labels in start.S by Lukas Auer · 6 years ago
  94. ccd035a Drop CONFIG_INIT_CRITICAL by Bin Meng · 6 years ago
  95. af51285 riscv: align mtvec on a 4-byte boundary by Lukas Auer · 6 years ago
  96. 7cf4368 riscv: fix inconsistent use of spaces and tabs in start.S by Lukas Auer · 6 years ago
  97. 7656228 riscv: implement the invalidate_icache_* functions by Lukas Auer · 6 years ago
  98. 306b31d riscv: hang on unhandled exceptions by Lukas Auer · 6 years ago
  99. ae525d5 riscv: treat undefined exception codes as reserved by Lukas Auer · 6 years ago
  100. 40f7eb5 riscv: complete the list of exception codes by Lukas Auer · 6 years ago