Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / f6e6e1acae1ea1870e52d73c8ef35840bb03ce0a / . / configs / kmeter1_defconfig
blob: abf44f3d2522a09252a4b450efa3db499cf5307e [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0xF0000000
Holger Brunckac4eb2c2019-11-26 19:09:01 +0100[diff] [blame]3CONFIG_KM_DEF_NETDEV="eth2"
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]4CONFIG_ENV_SIZE=0x4000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]5CONFIG_ENV_SECT_SIZE=0x20000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame^]6CONFIG_SYS_BOOTCOUNT_ADDR=0xE011BFF8
Mario Sixd10f3182019-01-21 09:17:53 +0100[diff] [blame]7CONFIG_SYS_CLK_FREQ=66000000
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]8CONFIG_MPC83xx=y
Mario Sixa861ea62019-01-21 09:17:57 +0100[diff] [blame]9CONFIG_HIGH_BATS=y
Mario Six92e20d92019-01-21 09:17:35 +0100[diff] [blame]10CONFIG_TARGET_KMETER1=y
Mario Six94867102019-01-21 09:17:54 +0100[diff] [blame]11CONFIG_DDR_MC_CLOCK_MODE_1_1=y
12CONFIG_SYSTEM_PLL_VCO_DIV_4=y
13CONFIG_SYSTEM_PLL_FACTOR_4_1=y
14CONFIG_CORE_PLL_RATIO_2_1=y
15CONFIG_QUICC_MULT_FACTOR_6=y
16CONFIG_BOOT_MEMORY_SPACE_LOW=y
17CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
18CONFIG_LALE_TIMING_EARLIER=y
19CONFIG_LDP_PIN_MUX_STATE_0=y
Mario Sixa861ea62019-01-21 09:17:57 +0100[diff] [blame]20CONFIG_BAT0=y
21CONFIG_BAT0_NAME="SDRAM"
22CONFIG_BAT0_BASE=0x00000000
23CONFIG_BAT0_LENGTH_256_MBYTES=y
24CONFIG_BAT0_ACCESS_RW=y
25CONFIG_BAT0_ICACHE_INHIBITED=y
26CONFIG_BAT0_ICACHE_GUARDED=y
27CONFIG_BAT0_DCACHE_INHIBITED=y
28CONFIG_BAT0_DCACHE_GUARDED=y
29CONFIG_BAT0_USER_MODE_VALID=y
30CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
31CONFIG_BAT1=y
32CONFIG_BAT1_NAME="IMMR"
33CONFIG_BAT1_BASE=0xE0000000
34CONFIG_BAT1_LENGTH_4_MBYTES=y
35CONFIG_BAT1_ACCESS_RW=y
36CONFIG_BAT1_ICACHE_INHIBITED=y
37CONFIG_BAT1_ICACHE_GUARDED=y
38CONFIG_BAT1_DCACHE_INHIBITED=y
39CONFIG_BAT1_DCACHE_GUARDED=y
40CONFIG_BAT1_USER_MODE_VALID=y
41CONFIG_BAT1_SUPERVISOR_MODE_VALID=y
42CONFIG_BAT2=y
43CONFIG_BAT2_NAME="KMBEC_FPGA"
44CONFIG_BAT2_BASE=0xE8000000
45CONFIG_BAT2_LENGTH_128_MBYTES=y
46CONFIG_BAT2_ACCESS_RW=y
47CONFIG_BAT2_ICACHE_MEMORYCOHERENCE=y
48CONFIG_BAT2_DCACHE_INHIBITED=y
49CONFIG_BAT2_DCACHE_GUARDED=y
50CONFIG_BAT2_USER_MODE_VALID=y
51CONFIG_BAT2_SUPERVISOR_MODE_VALID=y
52CONFIG_BAT3=y
53CONFIG_BAT3_NAME="FLASH"
54CONFIG_BAT3_BASE=0xF0000000
55CONFIG_BAT3_LENGTH_256_MBYTES=y
56CONFIG_BAT3_ACCESS_RW=y
57CONFIG_BAT3_ICACHE_MEMORYCOHERENCE=y
58CONFIG_BAT3_DCACHE_INHIBITED=y
59CONFIG_BAT3_DCACHE_GUARDED=y
60CONFIG_BAT3_USER_MODE_VALID=y
61CONFIG_BAT3_SUPERVISOR_MODE_VALID=y
62CONFIG_BAT5=y
63CONFIG_BAT5_NAME="PAXE"
64CONFIG_BAT5_BASE=0xA0000000
65CONFIG_BAT5_LENGTH_256_MBYTES=y
66CONFIG_BAT5_ACCESS_RW=y
67CONFIG_BAT5_ICACHE_MEMORYCOHERENCE=y
68CONFIG_BAT5_DCACHE_INHIBITED=y
69CONFIG_BAT5_DCACHE_GUARDED=y
70CONFIG_BAT5_USER_MODE_VALID=y
71CONFIG_BAT5_SUPERVISOR_MODE_VALID=y
Mario Sixb47839c2019-01-21 09:17:58 +0100[diff] [blame]72CONFIG_LBLAW0=y
73CONFIG_LBLAW0_BASE=0xF0000000
74CONFIG_LBLAW0_NAME="FLASH"
75CONFIG_LBLAW0_LENGTH_256_MBYTES=y
76CONFIG_LBLAW1=y
77CONFIG_LBLAW1_BASE=0xE8000000
78CONFIG_LBLAW1_NAME="KMBEC_FPGA"
79CONFIG_LBLAW1_LENGTH_128_MBYTES=y
80CONFIG_LBLAW3=y
81CONFIG_LBLAW3_BASE=0xA0000000
82CONFIG_LBLAW3_NAME="PAXE"
83CONFIG_LBLAW3_LENGTH_512_MBYTES=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]84CONFIG_ELBC_BR0_OR0=y
85CONFIG_BR0_OR0_NAME="FLASH"
86CONFIG_BR0_OR0_BASE=0xF0000000
87CONFIG_BR0_PORTSIZE_16BIT=y
88CONFIG_OR0_AM_256_MBYTES=y
89CONFIG_OR0_SCY_5=y
90CONFIG_OR0_CSNT_EARLIER=y
91CONFIG_OR0_ACS_HALF_CYCLE_EARLIER=y
92CONFIG_OR0_TRLX_RELAXED=y
93CONFIG_OR0_EAD_EXTRA=y
94CONFIG_ELBC_BR1_OR1=y
95CONFIG_BR1_OR1_NAME="KMBEC_FPGA"
96CONFIG_BR1_OR1_BASE=0xE8000000
97CONFIG_OR1_AM_64_MBYTES=y
98CONFIG_OR1_SCY_2=y
99CONFIG_OR1_CSNT_EARLIER=y
100CONFIG_OR1_ACS_HALF_CYCLE_EARLIER=y
101CONFIG_OR1_TRLX_RELAXED=y
102CONFIG_OR1_EAD_EXTRA=y
103CONFIG_ELBC_BR3_OR3=y
104CONFIG_BR3_OR3_NAME="PAXE"
105CONFIG_BR3_OR3_BASE=0xA0000000
106CONFIG_OR3_AM_256_MBYTES=y
107CONFIG_OR3_SCY_2=y
108CONFIG_OR3_CSNT_EARLIER=y
109CONFIG_OR3_ACS_HALF_CYCLE_EARLIER=y
110CONFIG_OR3_TRLX_RELAXED=y
111CONFIG_OR3_EAD_EXTRA=y
Mario Six8b2141c2019-01-21 09:18:09 +0100[diff] [blame]112CONFIG_HID0_FINAL_EMCP=y
113CONFIG_HID0_FINAL_ICE=y
114CONFIG_HID2_HBE=y
Mario Sixaa502542019-01-21 09:18:12 +0100[diff] [blame]115CONFIG_ACR_PIPE_DEP_4=y
116CONFIG_ACR_RPTCNT_4=y
117CONFIG_ACR_APARK_MASTER=y
118CONFIG_ACR_PARKM_USB_I2C1_BOOT=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]119CONFIG_LCRR_DBYP_PLL_BYPASSED=y
120CONFIG_LCRR_EADC_2=y
121CONFIG_LCRR_CLKDIV_4=y
Holger Brunckf31ba7f2019-11-25 10:04:34 +0100[diff] [blame]122# CONFIG_SYS_MALLOC_F is not set
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]123CONFIG_OF_BOARD_SETUP=y
124CONFIG_OF_STDOUT_VIA_ALIAS=y
Adam Ford10541762018-07-29 13:13:29 -0500[diff] [blame]125CONFIG_MISC_INIT_R=y
Heiko Schocher20ea7ab2016-09-09 08:12:49 +0200[diff] [blame]126CONFIG_VERSION_VARIABLE=y
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]127CONFIG_BOARD_EARLY_INIT_R=y
Mario Six8febc7a2018-03-28 14:38:16 +0200[diff] [blame]128CONFIG_LAST_STAGE_INIT=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]129CONFIG_HUSH_PARSER=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]130CONFIG_AUTOBOOT_KEYED=y
131CONFIG_AUTOBOOT_PROMPT="Hit <SPACE> key to stop autoboot in %2ds\n"
132CONFIG_AUTOBOOT_STOP_STR=" "
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]133CONFIG_CMD_IMLS=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]134CONFIG_CMD_ASKENV=y
135CONFIG_CMD_GREPENV=y
Simon Glass4590d4e2017-05-17 03:25:10 -0600[diff] [blame]136CONFIG_CMD_EEPROM=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]137CONFIG_CMD_I2C=y
138CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]139CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]140CONFIG_CMD_PING=y
Simon Glassc4abb4b2017-05-17 03:25:37 -0600[diff] [blame]141CONFIG_CMD_JFFS2=y
Tom Rini2b62b912018-11-13 19:54:45 -0500[diff] [blame]142CONFIG_CMD_MTDPARTS=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]143CONFIG_MTDIDS_DEFAULT="nor0=boot"
144CONFIG_MTDPARTS_DEFAULT="mtdparts=boot:768k(u-boot),128k(env),128k(envred),-(ubi0);"
Heiko Schocher09dbb852016-09-21 07:58:19 +0200[diff] [blame]145CONFIG_CMD_UBI=y
Tom Rinic20bb732017-07-22 18:36:16 -0400[diff] [blame]146# CONFIG_CMD_UBIFS is not set
Tom Rini4bb26a42019-11-10 11:28:03 -0500[diff] [blame]147CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]148CONFIG_ENV_ADDR=0xF00C0000
149CONFIG_ENV_ADDR_REDUND=0xF00E0000
Holger Brunckf31ba7f2019-11-25 10:04:34 +0100[diff] [blame]150CONFIG_DM=y
Lukasz Majewski6dd8c902018-02-09 23:50:57 +0100[diff] [blame]151CONFIG_BOOTCOUNT_LIMIT=y
Alex Kiernand3713742018-07-21 20:25:33 +0000[diff] [blame]152CONFIG_BOOTCOUNT_BOOTLIMIT=3
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]153# CONFIG_MMC is not set
Miquel Raynal2e35dbb2019-10-03 19:50:05 +0200[diff] [blame]154CONFIG_MTD=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]155CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]156CONFIG_FLASH_CFI_DRIVER=y
157CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
158CONFIG_FLASH_CFI_MTD=y
159CONFIG_SYS_FLASH_PROTECTION=y
160CONFIG_SYS_FLASH_CFI=y
Tom Rinif48e0252016-10-26 17:15:37 -0400[diff] [blame]161# CONFIG_PCI is not set
Tom Rinifa911f82019-05-12 07:59:12 -0400[diff] [blame]162CONFIG_QE=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]163CONFIG_SYS_NS16550=y
Simon Glassa66c5412016-02-22 22:55:42 -0700[diff] [blame]164CONFIG_OF_LIBFDT=y