Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 8b2141c66d40b38512aa033d7cda31b70125177f / . / configs / kmeter1_defconfig
blob: e673d6c4dbb03b6c61e28b21416be76438753e2a [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0xF0000000
Mario Sixd10f3182019-01-21 09:17:53 +0100[diff] [blame]3CONFIG_SYS_CLK_FREQ=66000000
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]4CONFIG_MPC83xx=y
Mario Sixa861ea62019-01-21 09:17:57 +0100[diff] [blame]5CONFIG_HIGH_BATS=y
Mario Six92e20d92019-01-21 09:17:35 +0100[diff] [blame]6CONFIG_TARGET_KMETER1=y
Mario Six94867102019-01-21 09:17:54 +0100[diff] [blame]7CONFIG_DDR_MC_CLOCK_MODE_1_1=y
8CONFIG_SYSTEM_PLL_VCO_DIV_4=y
9CONFIG_SYSTEM_PLL_FACTOR_4_1=y
10CONFIG_CORE_PLL_RATIO_2_1=y
11CONFIG_QUICC_MULT_FACTOR_6=y
12CONFIG_BOOT_MEMORY_SPACE_LOW=y
13CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
14CONFIG_LALE_TIMING_EARLIER=y
15CONFIG_LDP_PIN_MUX_STATE_0=y
Mario Sixa861ea62019-01-21 09:17:57 +0100[diff] [blame]16CONFIG_BAT0=y
17CONFIG_BAT0_NAME="SDRAM"
18CONFIG_BAT0_BASE=0x00000000
19CONFIG_BAT0_LENGTH_256_MBYTES=y
20CONFIG_BAT0_ACCESS_RW=y
21CONFIG_BAT0_ICACHE_INHIBITED=y
22CONFIG_BAT0_ICACHE_GUARDED=y
23CONFIG_BAT0_DCACHE_INHIBITED=y
24CONFIG_BAT0_DCACHE_GUARDED=y
25CONFIG_BAT0_USER_MODE_VALID=y
26CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
27CONFIG_BAT1=y
28CONFIG_BAT1_NAME="IMMR"
29CONFIG_BAT1_BASE=0xE0000000
30CONFIG_BAT1_LENGTH_4_MBYTES=y
31CONFIG_BAT1_ACCESS_RW=y
32CONFIG_BAT1_ICACHE_INHIBITED=y
33CONFIG_BAT1_ICACHE_GUARDED=y
34CONFIG_BAT1_DCACHE_INHIBITED=y
35CONFIG_BAT1_DCACHE_GUARDED=y
36CONFIG_BAT1_USER_MODE_VALID=y
37CONFIG_BAT1_SUPERVISOR_MODE_VALID=y
38CONFIG_BAT2=y
39CONFIG_BAT2_NAME="KMBEC_FPGA"
40CONFIG_BAT2_BASE=0xE8000000
41CONFIG_BAT2_LENGTH_128_MBYTES=y
42CONFIG_BAT2_ACCESS_RW=y
43CONFIG_BAT2_ICACHE_MEMORYCOHERENCE=y
44CONFIG_BAT2_DCACHE_INHIBITED=y
45CONFIG_BAT2_DCACHE_GUARDED=y
46CONFIG_BAT2_USER_MODE_VALID=y
47CONFIG_BAT2_SUPERVISOR_MODE_VALID=y
48CONFIG_BAT3=y
49CONFIG_BAT3_NAME="FLASH"
50CONFIG_BAT3_BASE=0xF0000000
51CONFIG_BAT3_LENGTH_256_MBYTES=y
52CONFIG_BAT3_ACCESS_RW=y
53CONFIG_BAT3_ICACHE_MEMORYCOHERENCE=y
54CONFIG_BAT3_DCACHE_INHIBITED=y
55CONFIG_BAT3_DCACHE_GUARDED=y
56CONFIG_BAT3_USER_MODE_VALID=y
57CONFIG_BAT3_SUPERVISOR_MODE_VALID=y
58CONFIG_BAT5=y
59CONFIG_BAT5_NAME="PAXE"
60CONFIG_BAT5_BASE=0xA0000000
61CONFIG_BAT5_LENGTH_256_MBYTES=y
62CONFIG_BAT5_ACCESS_RW=y
63CONFIG_BAT5_ICACHE_MEMORYCOHERENCE=y
64CONFIG_BAT5_DCACHE_INHIBITED=y
65CONFIG_BAT5_DCACHE_GUARDED=y
66CONFIG_BAT5_USER_MODE_VALID=y
67CONFIG_BAT5_SUPERVISOR_MODE_VALID=y
Mario Sixb47839c2019-01-21 09:17:58 +0100[diff] [blame]68CONFIG_LBLAW0=y
69CONFIG_LBLAW0_BASE=0xF0000000
70CONFIG_LBLAW0_NAME="FLASH"
71CONFIG_LBLAW0_LENGTH_256_MBYTES=y
72CONFIG_LBLAW1=y
73CONFIG_LBLAW1_BASE=0xE8000000
74CONFIG_LBLAW1_NAME="KMBEC_FPGA"
75CONFIG_LBLAW1_LENGTH_128_MBYTES=y
76CONFIG_LBLAW3=y
77CONFIG_LBLAW3_BASE=0xA0000000
78CONFIG_LBLAW3_NAME="PAXE"
79CONFIG_LBLAW3_LENGTH_512_MBYTES=y
Mario Six8b2141c2019-01-21 09:18:09 +0100[diff] [blame^]80CONFIG_HID0_FINAL_EMCP=y
81CONFIG_HID0_FINAL_ICE=y
82CONFIG_HID2_HBE=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]83CONFIG_OF_BOARD_SETUP=y
84CONFIG_OF_STDOUT_VIA_ALIAS=y
Adam Ford10541762018-07-29 13:13:29 -0500[diff] [blame]85CONFIG_MISC_INIT_R=y
Heiko Schocher20ea7ab2016-09-09 08:12:49 +0200[diff] [blame]86CONFIG_VERSION_VARIABLE=y
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]87CONFIG_BOARD_EARLY_INIT_R=y
Mario Six8febc7a2018-03-28 14:38:16 +0200[diff] [blame]88CONFIG_LAST_STAGE_INIT=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]89CONFIG_HUSH_PARSER=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]90CONFIG_AUTOBOOT_KEYED=y
91CONFIG_AUTOBOOT_PROMPT="Hit <SPACE> key to stop autoboot in %2ds\n"
92CONFIG_AUTOBOOT_STOP_STR=" "
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]93CONFIG_CMD_IMLS=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]94CONFIG_CMD_ASKENV=y
95CONFIG_CMD_GREPENV=y
Simon Glass4590d4e2017-05-17 03:25:10 -0600[diff] [blame]96CONFIG_CMD_EEPROM=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]97CONFIG_CMD_I2C=y
98CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]99CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]100CONFIG_CMD_PING=y
Simon Glassc4abb4b2017-05-17 03:25:37 -0600[diff] [blame]101CONFIG_CMD_JFFS2=y
Tom Rini2b62b912018-11-13 19:54:45 -0500[diff] [blame]102CONFIG_CMD_MTDPARTS=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]103CONFIG_MTDIDS_DEFAULT="nor0=boot"
104CONFIG_MTDPARTS_DEFAULT="mtdparts=boot:768k(u-boot),128k(env),128k(envred),-(ubi0);"
Heiko Schocher09dbb852016-09-21 07:58:19 +0200[diff] [blame]105CONFIG_CMD_UBI=y
Tom Rinic20bb732017-07-22 18:36:16 -0400[diff] [blame]106# CONFIG_CMD_UBIFS is not set
Lukasz Majewski6dd8c902018-02-09 23:50:57 +0100[diff] [blame]107CONFIG_BOOTCOUNT_LIMIT=y
Alex Kiernand3713742018-07-21 20:25:33 +0000[diff] [blame]108CONFIG_BOOTCOUNT_BOOTLIMIT=3
Tom Rinic98ed5f2018-02-24 16:50:41 -0500[diff] [blame]109CONFIG_SYS_BOOTCOUNT_ADDR=0xE011BFF8
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]110# CONFIG_MMC is not set
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]111CONFIG_MTD_NOR_FLASH=y
Adam Fordac44a302018-07-07 22:18:22 -0500[diff] [blame]112CONFIG_MTD_DEVICE=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]113CONFIG_FLASH_CFI_DRIVER=y
114CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
115CONFIG_FLASH_CFI_MTD=y
116CONFIG_SYS_FLASH_PROTECTION=y
117CONFIG_SYS_FLASH_CFI=y
Tom Rinif48e0252016-10-26 17:15:37 -0400[diff] [blame]118# CONFIG_PCI is not set
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]119CONFIG_SYS_NS16550=y
Simon Glassa66c5412016-02-22 22:55:42 -0700[diff] [blame]120CONFIG_OF_LIBFDT=y
Mario Six1faf95d2019-01-21 09:18:03 +0100[diff] [blame]121CONFIG_ELBC_BR0_OR0=y
122CONFIG_BR0_OR0_NAME="FLASH"
123CONFIG_BR0_OR0_BASE=0xF0000000
124CONFIG_BR0_MACHINE_GPCM=y
125CONFIG_BR0_PORTSIZE_16BIT=y
126CONFIG_OR0_AM_256_MBYTES=y
127CONFIG_OR0_ACS_HALF_CYCLE_EARLIER=y
128CONFIG_OR0_CSNT_EARLIER=y
129CONFIG_OR0_EAD_EXTRA=y
130CONFIG_OR0_SCY_5=y
131CONFIG_OR0_TRLX_RELAXED=y
132CONFIG_ELBC_BR1_OR1=y
133CONFIG_BR1_OR1_NAME="KMBEC_FPGA"
134CONFIG_BR1_OR1_BASE=0xE8000000
135CONFIG_BR1_MACHINE_GPCM=y
136CONFIG_BR1_PORTSIZE_8BIT=y
137CONFIG_OR1_AM_64_MBYTES=y
138CONFIG_OR1_ACS_HALF_CYCLE_EARLIER=y
139CONFIG_OR1_CSNT_EARLIER=y
140CONFIG_OR1_EAD_EXTRA=y
141CONFIG_OR1_SCY_2=y
142CONFIG_OR1_TRLX_RELAXED=y
143CONFIG_ELBC_BR3_OR3=y
144CONFIG_BR3_OR3_NAME="PAXE"
145CONFIG_BR3_OR3_BASE=0xA0000000
146CONFIG_BR3_PORTSIZE_8BIT=y
147CONFIG_OR3_AM_256_MBYTES=y
148CONFIG_OR3_ACS_HALF_CYCLE_EARLIER=y
149CONFIG_OR3_CSNT_EARLIER=y
150CONFIG_OR3_EAD_EXTRA=y
151CONFIG_OR3_SCY_2=y
152CONFIG_OR3_TRLX_RELAXED=y