blob: 56d97bbdcf50888cde86150f5a96a063a88419fc [file] [log] [blame]
wdenk7a428cc2003-06-15 22:40:42 +00001/*
Jerry Huang0caea1a2010-11-25 17:06:07 +00002 * Copyright 2008,2010 Freescale Semiconductor, Inc
Andy Flemingad347bb2008-10-30 16:41:01 -05003 * Andy Fleming
4 *
5 * Based (loosely) on the Linux code
wdenk7a428cc2003-06-15 22:40:42 +00006 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02007 * SPDX-License-Identifier: GPL-2.0+
wdenk7a428cc2003-06-15 22:40:42 +00008 */
9
10#ifndef _MMC_H_
11#define _MMC_H_
wdenk7a428cc2003-06-15 22:40:42 +000012
Andy Flemingad347bb2008-10-30 16:41:01 -050013#include <linux/list.h>
Lad, Prabhakar8dc6df82012-06-24 21:35:20 +000014#include <linux/compiler.h>
Mateusz Zalega05d2f412014-04-30 13:04:15 +020015#include <part.h>
Andy Flemingad347bb2008-10-30 16:41:01 -050016
17#define SD_VERSION_SD 0x20000
Jaehoon Chungd552bd12013-01-29 22:58:16 +000018#define SD_VERSION_3 (SD_VERSION_SD | 0x300)
Jaehoon Chung6108ef62013-01-29 19:31:16 +000019#define SD_VERSION_2 (SD_VERSION_SD | 0x200)
20#define SD_VERSION_1_0 (SD_VERSION_SD | 0x100)
21#define SD_VERSION_1_10 (SD_VERSION_SD | 0x10a)
Andy Flemingad347bb2008-10-30 16:41:01 -050022#define MMC_VERSION_MMC 0x10000
23#define MMC_VERSION_UNKNOWN (MMC_VERSION_MMC)
Jaehoon Chung6108ef62013-01-29 19:31:16 +000024#define MMC_VERSION_1_2 (MMC_VERSION_MMC | 0x102)
25#define MMC_VERSION_1_4 (MMC_VERSION_MMC | 0x104)
26#define MMC_VERSION_2_2 (MMC_VERSION_MMC | 0x202)
27#define MMC_VERSION_3 (MMC_VERSION_MMC | 0x300)
28#define MMC_VERSION_4 (MMC_VERSION_MMC | 0x400)
29#define MMC_VERSION_4_1 (MMC_VERSION_MMC | 0x401)
30#define MMC_VERSION_4_2 (MMC_VERSION_MMC | 0x402)
31#define MMC_VERSION_4_3 (MMC_VERSION_MMC | 0x403)
32#define MMC_VERSION_4_41 (MMC_VERSION_MMC | 0x429)
33#define MMC_VERSION_4_5 (MMC_VERSION_MMC | 0x405)
Markus Niebel32f53b62014-11-18 15:13:53 +010034#define MMC_VERSION_5_0 (MMC_VERSION_MMC | 0x500)
Andy Flemingad347bb2008-10-30 16:41:01 -050035
Jaehoon Chung0d1791d2014-05-16 13:59:53 +090036#define MMC_MODE_HS (1 << 0)
37#define MMC_MODE_HS_52MHz (1 << 1)
38#define MMC_MODE_4BIT (1 << 2)
39#define MMC_MODE_8BIT (1 << 3)
40#define MMC_MODE_SPI (1 << 4)
41#define MMC_MODE_HC (1 << 5)
Jaehoon Chung38ce30b2014-05-16 13:59:54 +090042#define MMC_MODE_DDR_52MHz (1 << 6)
Ɓukasz Majewskib6fe0dc2012-03-12 22:07:18 +000043
Andy Flemingad347bb2008-10-30 16:41:01 -050044#define SD_DATA_4BIT 0x00040000
45
Albin Tonnerre06f9db12009-08-22 14:21:53 +020046#define IS_SD(x) (x->version & SD_VERSION_SD)
Andy Flemingad347bb2008-10-30 16:41:01 -050047
48#define MMC_DATA_READ 1
49#define MMC_DATA_WRITE 2
50
51#define NO_CARD_ERR -16 /* No SD/MMC card inserted */
52#define UNUSABLE_ERR -17 /* Unusable Card */
53#define COMM_ERR -18 /* Communications Error */
54#define TIMEOUT -19
Che-Liang Chiou4a2c7d72012-11-28 15:21:13 +000055#define IN_PROGRESS -20 /* operation is in progress */
Andrew Gabbasove80682f2014-04-03 04:34:32 -050056#define SWITCH_ERR -21 /* Card reports failure to switch mode */
Andy Flemingad347bb2008-10-30 16:41:01 -050057
Haavard Skinnemoen31e5ad02008-05-22 11:09:59 +020058#define MMC_CMD_GO_IDLE_STATE 0
59#define MMC_CMD_SEND_OP_COND 1
60#define MMC_CMD_ALL_SEND_CID 2
61#define MMC_CMD_SET_RELATIVE_ADDR 3
62#define MMC_CMD_SET_DSR 4
Andy Flemingad347bb2008-10-30 16:41:01 -050063#define MMC_CMD_SWITCH 6
Haavard Skinnemoen31e5ad02008-05-22 11:09:59 +020064#define MMC_CMD_SELECT_CARD 7
Andy Flemingad347bb2008-10-30 16:41:01 -050065#define MMC_CMD_SEND_EXT_CSD 8
Haavard Skinnemoen31e5ad02008-05-22 11:09:59 +020066#define MMC_CMD_SEND_CSD 9
67#define MMC_CMD_SEND_CID 10
Andy Flemingad347bb2008-10-30 16:41:01 -050068#define MMC_CMD_STOP_TRANSMISSION 12
Haavard Skinnemoen31e5ad02008-05-22 11:09:59 +020069#define MMC_CMD_SEND_STATUS 13
70#define MMC_CMD_SET_BLOCKLEN 16
71#define MMC_CMD_READ_SINGLE_BLOCK 17
72#define MMC_CMD_READ_MULTIPLE_BLOCK 18
Pierre Aubert343cd9f2014-04-24 10:30:06 +020073#define MMC_CMD_SET_BLOCK_COUNT 23
Andy Flemingad347bb2008-10-30 16:41:01 -050074#define MMC_CMD_WRITE_SINGLE_BLOCK 24
75#define MMC_CMD_WRITE_MULTIPLE_BLOCK 25
Lei Wenea526762011-06-22 17:03:31 +000076#define MMC_CMD_ERASE_GROUP_START 35
77#define MMC_CMD_ERASE_GROUP_END 36
78#define MMC_CMD_ERASE 38
Haavard Skinnemoen31e5ad02008-05-22 11:09:59 +020079#define MMC_CMD_APP_CMD 55
Thomas Chou1254c3d2010-12-24 13:12:21 +000080#define MMC_CMD_SPI_READ_OCR 58
81#define MMC_CMD_SPI_CRC_ON_OFF 59
Amar1104e9b2013-04-27 11:42:58 +053082#define MMC_CMD_RES_MAN 62
83
84#define MMC_CMD62_ARG1 0xefac62ec
85#define MMC_CMD62_ARG2 0xcbaea7
86
Haavard Skinnemoen31e5ad02008-05-22 11:09:59 +020087
Haavard Skinnemoen31e5ad02008-05-22 11:09:59 +020088#define SD_CMD_SEND_RELATIVE_ADDR 3
Andy Flemingad347bb2008-10-30 16:41:01 -050089#define SD_CMD_SWITCH_FUNC 6
Haavard Skinnemoen31e5ad02008-05-22 11:09:59 +020090#define SD_CMD_SEND_IF_COND 8
91
92#define SD_CMD_APP_SET_BUS_WIDTH 6
Lei Wenea526762011-06-22 17:03:31 +000093#define SD_CMD_ERASE_WR_BLK_START 32
94#define SD_CMD_ERASE_WR_BLK_END 33
Haavard Skinnemoen31e5ad02008-05-22 11:09:59 +020095#define SD_CMD_APP_SEND_OP_COND 41
Andy Flemingad347bb2008-10-30 16:41:01 -050096#define SD_CMD_APP_SEND_SCR 51
97
98/* SCR definitions in different words */
99#define SD_HIGHSPEED_BUSY 0x00020000
100#define SD_HIGHSPEED_SUPPORTED 0x00020000
101
Thomas Chou225d4c02011-04-19 03:48:31 +0000102#define OCR_BUSY 0x80000000
103#define OCR_HCS 0x40000000
Raffaele Recalcati1df837e2011-03-11 02:01:13 +0000104#define OCR_VOLTAGE_MASK 0x007FFF80
105#define OCR_ACCESS_MODE 0x60000000
Andy Flemingad347bb2008-10-30 16:41:01 -0500106
Lei Wenea526762011-06-22 17:03:31 +0000107#define SECURE_ERASE 0x80000000
108
Raffaele Recalcati01a0dc62011-03-11 02:01:12 +0000109#define MMC_STATUS_MASK (~0x0206BF7F)
Andrew Gabbasove80682f2014-04-03 04:34:32 -0500110#define MMC_STATUS_SWITCH_ERROR (1 << 7)
Thomas Chou225d4c02011-04-19 03:48:31 +0000111#define MMC_STATUS_RDY_FOR_DATA (1 << 8)
112#define MMC_STATUS_CURR_STATE (0xf << 9)
Thomas Chou45385002011-04-19 03:48:32 +0000113#define MMC_STATUS_ERROR (1 << 19)
Raffaele Recalcati01a0dc62011-03-11 02:01:12 +0000114
Jan Kloetzke31789322012-02-05 22:29:12 +0000115#define MMC_STATE_PRG (7 << 9)
116
Andy Flemingad347bb2008-10-30 16:41:01 -0500117#define MMC_VDD_165_195 0x00000080 /* VDD voltage 1.65 - 1.95 */
118#define MMC_VDD_20_21 0x00000100 /* VDD voltage 2.0 ~ 2.1 */
119#define MMC_VDD_21_22 0x00000200 /* VDD voltage 2.1 ~ 2.2 */
120#define MMC_VDD_22_23 0x00000400 /* VDD voltage 2.2 ~ 2.3 */
121#define MMC_VDD_23_24 0x00000800 /* VDD voltage 2.3 ~ 2.4 */
122#define MMC_VDD_24_25 0x00001000 /* VDD voltage 2.4 ~ 2.5 */
123#define MMC_VDD_25_26 0x00002000 /* VDD voltage 2.5 ~ 2.6 */
124#define MMC_VDD_26_27 0x00004000 /* VDD voltage 2.6 ~ 2.7 */
125#define MMC_VDD_27_28 0x00008000 /* VDD voltage 2.7 ~ 2.8 */
126#define MMC_VDD_28_29 0x00010000 /* VDD voltage 2.8 ~ 2.9 */
127#define MMC_VDD_29_30 0x00020000 /* VDD voltage 2.9 ~ 3.0 */
128#define MMC_VDD_30_31 0x00040000 /* VDD voltage 3.0 ~ 3.1 */
129#define MMC_VDD_31_32 0x00080000 /* VDD voltage 3.1 ~ 3.2 */
130#define MMC_VDD_32_33 0x00100000 /* VDD voltage 3.2 ~ 3.3 */
131#define MMC_VDD_33_34 0x00200000 /* VDD voltage 3.3 ~ 3.4 */
132#define MMC_VDD_34_35 0x00400000 /* VDD voltage 3.4 ~ 3.5 */
133#define MMC_VDD_35_36 0x00800000 /* VDD voltage 3.5 ~ 3.6 */
134
135#define MMC_SWITCH_MODE_CMD_SET 0x00 /* Change the command set */
136#define MMC_SWITCH_MODE_SET_BITS 0x01 /* Set bits in EXT_CSD byte
137 addressed by index which are
138 1 in value field */
139#define MMC_SWITCH_MODE_CLEAR_BITS 0x02 /* Clear bits in EXT_CSD byte
140 addressed by index, which are
141 1 in value field */
142#define MMC_SWITCH_MODE_WRITE_BYTE 0x03 /* Set target byte to value */
143
144#define SD_SWITCH_CHECK 0
145#define SD_SWITCH_SWITCH 1
146
147/*
148 * EXT_CSD fields
149 */
Diego Santa Cruz3b62d842014-12-23 10:50:22 +0100150#define EXT_CSD_ENH_START_ADDR 136 /* R/W */
151#define EXT_CSD_ENH_SIZE_MULT 140 /* R/W */
Stephen Warrene315ae82013-06-11 15:14:01 -0600152#define EXT_CSD_GP_SIZE_MULT 143 /* R/W */
Markus Niebel6d398922014-11-18 15:11:42 +0100153#define EXT_CSD_PARTITION_SETTING 155 /* R/W */
Oliver Metzb3f14092013-10-01 20:32:07 +0200154#define EXT_CSD_PARTITIONS_ATTRIBUTE 156 /* R/W */
Diego Santa Cruz69eb71a02014-12-23 10:50:29 +0100155#define EXT_CSD_MAX_ENH_SIZE_MULT 157 /* R */
Lei Wen217467f2011-10-03 20:35:10 +0000156#define EXT_CSD_PARTITIONING_SUPPORT 160 /* RO */
Tom Rini35a3ea12014-02-07 14:15:20 -0500157#define EXT_CSD_RST_N_FUNCTION 162 /* R/W */
Diego Santa Cruz80200272014-12-23 10:50:31 +0100158#define EXT_CSD_WR_REL_PARAM 166 /* R */
159#define EXT_CSD_WR_REL_SET 167 /* R/W */
Stephen Warrene315ae82013-06-11 15:14:01 -0600160#define EXT_CSD_RPMB_MULT 168 /* RO */
Lei Wen217467f2011-10-03 20:35:10 +0000161#define EXT_CSD_ERASE_GROUP_DEF 175 /* R/W */
Amar1104e9b2013-04-27 11:42:58 +0530162#define EXT_CSD_BOOT_BUS_WIDTH 177
Lei Wen217467f2011-10-03 20:35:10 +0000163#define EXT_CSD_PART_CONF 179 /* R/W */
164#define EXT_CSD_BUS_WIDTH 183 /* R/W */
165#define EXT_CSD_HS_TIMING 185 /* R/W */
166#define EXT_CSD_REV 192 /* RO */
167#define EXT_CSD_CARD_TYPE 196 /* RO */
168#define EXT_CSD_SEC_CNT 212 /* RO, 4 bytes */
Stephen Warrene315ae82013-06-11 15:14:01 -0600169#define EXT_CSD_HC_WP_GRP_SIZE 221 /* RO */
Lei Wen217467f2011-10-03 20:35:10 +0000170#define EXT_CSD_HC_ERASE_GRP_SIZE 224 /* RO */
Stephen Warren009784c2012-07-30 10:55:43 +0000171#define EXT_CSD_BOOT_MULT 226 /* RO */
Andy Flemingad347bb2008-10-30 16:41:01 -0500172
173/*
174 * EXT_CSD field definitions
175 */
176
Thomas Chou225d4c02011-04-19 03:48:31 +0000177#define EXT_CSD_CMD_SET_NORMAL (1 << 0)
178#define EXT_CSD_CMD_SET_SECURE (1 << 1)
179#define EXT_CSD_CMD_SET_CPSECURE (1 << 2)
Andy Flemingad347bb2008-10-30 16:41:01 -0500180
Thomas Chou225d4c02011-04-19 03:48:31 +0000181#define EXT_CSD_CARD_TYPE_26 (1 << 0) /* Card can run at 26MHz */
182#define EXT_CSD_CARD_TYPE_52 (1 << 1) /* Card can run at 52MHz */
Jaehoon Chung38ce30b2014-05-16 13:59:54 +0900183#define EXT_CSD_CARD_TYPE_DDR_1_8V (1 << 2)
184#define EXT_CSD_CARD_TYPE_DDR_1_2V (1 << 3)
185#define EXT_CSD_CARD_TYPE_DDR_52 (EXT_CSD_CARD_TYPE_DDR_1_8V \
186 | EXT_CSD_CARD_TYPE_DDR_1_2V)
Andy Flemingad347bb2008-10-30 16:41:01 -0500187
188#define EXT_CSD_BUS_WIDTH_1 0 /* Card is in 1 bit mode */
189#define EXT_CSD_BUS_WIDTH_4 1 /* Card is in 4 bit mode */
190#define EXT_CSD_BUS_WIDTH_8 2 /* Card is in 8 bit mode */
Jaehoon Chung38ce30b2014-05-16 13:59:54 +0900191#define EXT_CSD_DDR_BUS_WIDTH_4 5 /* Card is in 4 bit DDR mode */
192#define EXT_CSD_DDR_BUS_WIDTH_8 6 /* Card is in 8 bit DDR mode */
Haavard Skinnemoen31e5ad02008-05-22 11:09:59 +0200193
Amar1104e9b2013-04-27 11:42:58 +0530194#define EXT_CSD_BOOT_ACK_ENABLE (1 << 6)
195#define EXT_CSD_BOOT_PARTITION_ENABLE (1 << 3)
196#define EXT_CSD_PARTITION_ACCESS_ENABLE (1 << 0)
197#define EXT_CSD_PARTITION_ACCESS_DISABLE (0 << 0)
198
199#define EXT_CSD_BOOT_ACK(x) (x << 6)
200#define EXT_CSD_BOOT_PART_NUM(x) (x << 3)
201#define EXT_CSD_PARTITION_ACCESS(x) (x << 0)
202
Tom Rini4cf854c2014-02-05 10:24:22 -0500203#define EXT_CSD_BOOT_BUS_WIDTH_MODE(x) (x << 3)
204#define EXT_CSD_BOOT_BUS_WIDTH_RESET(x) (x << 2)
205#define EXT_CSD_BOOT_BUS_WIDTH_WIDTH(x) (x)
Amar1104e9b2013-04-27 11:42:58 +0530206
Markus Niebel6d398922014-11-18 15:11:42 +0100207#define EXT_CSD_PARTITION_SETTING_COMPLETED (1 << 0)
208
Diego Santa Cruzc145f9e2014-12-23 10:50:17 +0100209#define EXT_CSD_ENH_USR (1 << 0) /* user data area is enhanced */
210#define EXT_CSD_ENH_GP(x) (1 << ((x)+1)) /* GP part (x+1) is enhanced */
211
Diego Santa Cruz80200272014-12-23 10:50:31 +0100212#define EXT_CSD_HS_CTRL_REL (1 << 0) /* host controlled WR_REL_SET */
213
214#define EXT_CSD_WR_DATA_REL_USR (1 << 0) /* user data area WR_REL */
215#define EXT_CSD_WR_DATA_REL_GP(x) (1 << ((x)+1)) /* GP part (x+1) WR_REL */
216
Andy Fleming724ecf02008-10-30 16:31:39 -0500217#define R1_ILLEGAL_COMMAND (1 << 22)
218#define R1_APP_CMD (1 << 5)
219
Andy Flemingad347bb2008-10-30 16:41:01 -0500220#define MMC_RSP_PRESENT (1 << 0)
Thomas Chou225d4c02011-04-19 03:48:31 +0000221#define MMC_RSP_136 (1 << 1) /* 136 bit response */
222#define MMC_RSP_CRC (1 << 2) /* expect valid crc */
223#define MMC_RSP_BUSY (1 << 3) /* card may send busy */
224#define MMC_RSP_OPCODE (1 << 4) /* response contains opcode */
Andy Flemingad347bb2008-10-30 16:41:01 -0500225
Thomas Chou225d4c02011-04-19 03:48:31 +0000226#define MMC_RSP_NONE (0)
227#define MMC_RSP_R1 (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
Andy Flemingad347bb2008-10-30 16:41:01 -0500228#define MMC_RSP_R1b (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE| \
229 MMC_RSP_BUSY)
Thomas Chou225d4c02011-04-19 03:48:31 +0000230#define MMC_RSP_R2 (MMC_RSP_PRESENT|MMC_RSP_136|MMC_RSP_CRC)
231#define MMC_RSP_R3 (MMC_RSP_PRESENT)
232#define MMC_RSP_R4 (MMC_RSP_PRESENT)
233#define MMC_RSP_R5 (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
234#define MMC_RSP_R6 (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
235#define MMC_RSP_R7 (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
Andy Flemingad347bb2008-10-30 16:41:01 -0500236
Lei Wen31b99802011-05-02 16:26:26 +0000237#define MMCPART_NOAVAILABLE (0xff)
238#define PART_ACCESS_MASK (0x7)
239#define PART_SUPPORT (0x1)
Diego Santa Cruzc145f9e2014-12-23 10:50:17 +0100240#define ENHNCD_SUPPORT (0x2)
Oliver Metzb3f14092013-10-01 20:32:07 +0200241#define PART_ENH_ATTRIB (0x1f)
wdenk7a428cc2003-06-15 22:40:42 +0000242
Simon Glassa09c2b72013-04-03 08:54:30 +0000243/* Maximum block size for MMC */
244#define MMC_MAX_BLOCK_LEN 512
245
Amar1104e9b2013-04-27 11:42:58 +0530246/* The number of MMC physical partitions. These consist of:
247 * boot partitions (2), general purpose partitions (4) in MMC v4.4.
248 */
249#define MMC_NUM_BOOT_PARTITION 2
Pierre Aubert343cd9f2014-04-24 10:30:06 +0200250#define MMC_PART_RPMB 3 /* RPMB partition number */
Amar1104e9b2013-04-27 11:42:58 +0530251
Andy Fleming724ecf02008-10-30 16:31:39 -0500252struct mmc_cid {
253 unsigned long psn;
254 unsigned short oid;
255 unsigned char mid;
256 unsigned char prv;
257 unsigned char mdt;
258 char pnm[7];
259};
260
Andy Flemingad347bb2008-10-30 16:41:01 -0500261struct mmc_cmd {
262 ushort cmdidx;
263 uint resp_type;
264 uint cmdarg;
Rabin Vincentbdf7a682009-04-05 13:30:55 +0530265 uint response[4];
Andy Flemingad347bb2008-10-30 16:41:01 -0500266};
267
268struct mmc_data {
269 union {
270 char *dest;
271 const char *src; /* src buffers don't get written to */
272 };
273 uint flags;
274 uint blocks;
275 uint blocksize;
276};
277
Pantelis Antoniouc9e75912014-02-26 19:28:45 +0200278/* forward decl. */
279struct mmc;
280
281struct mmc_ops {
282 int (*send_cmd)(struct mmc *mmc,
283 struct mmc_cmd *cmd, struct mmc_data *data);
284 void (*set_ios)(struct mmc *mmc);
285 int (*init)(struct mmc *mmc);
286 int (*getcd)(struct mmc *mmc);
287 int (*getwp)(struct mmc *mmc);
288};
289
Pantelis Antoniou2c850462014-03-11 19:34:20 +0200290struct mmc_config {
291 const char *name;
292 const struct mmc_ops *ops;
293 uint host_caps;
294 uint voltages;
295 uint f_min;
296 uint f_max;
297 uint b_max;
298 unsigned char part_type;
299};
300
301/* TODO struct mmc should be in mmc_private but it's hard to fix right now */
Andy Flemingad347bb2008-10-30 16:41:01 -0500302struct mmc {
303 struct list_head link;
Pantelis Antoniou2c850462014-03-11 19:34:20 +0200304 const struct mmc_config *cfg; /* provided configuration */
Andy Flemingad347bb2008-10-30 16:41:01 -0500305 uint version;
Pantelis Antoniou2c850462014-03-11 19:34:20 +0200306 void *priv;
Lei Wen31b99802011-05-02 16:26:26 +0000307 uint has_init;
Andy Flemingad347bb2008-10-30 16:41:01 -0500308 int high_capacity;
309 uint bus_width;
310 uint clock;
311 uint card_caps;
Andy Flemingad347bb2008-10-30 16:41:01 -0500312 uint ocr;
Markus Niebel03951412013-12-16 13:40:46 +0100313 uint dsr;
314 uint dsr_imp;
Andy Flemingad347bb2008-10-30 16:41:01 -0500315 uint scr[2];
316 uint csd[4];
Rabin Vincentbdf7a682009-04-05 13:30:55 +0530317 uint cid[4];
Andy Flemingad347bb2008-10-30 16:41:01 -0500318 ushort rca;
Diego Santa Cruzc145f9e2014-12-23 10:50:17 +0100319 u8 part_support;
320 u8 part_attr;
Diego Santa Cruz37a50b92014-12-23 10:50:33 +0100321 u8 wr_rel_set;
Lei Wen31b99802011-05-02 16:26:26 +0000322 char part_config;
323 char part_num;
Andy Flemingad347bb2008-10-30 16:41:01 -0500324 uint tran_speed;
325 uint read_bl_len;
326 uint write_bl_len;
Diego Santa Cruz747f6fa2014-12-23 10:50:24 +0100327 uint erase_grp_size; /* in 512-byte sectors */
Diego Santa Cruz61b78fe2014-12-23 10:50:25 +0100328 uint hc_wp_grp_size; /* in 512-byte sectors */
Andy Flemingad347bb2008-10-30 16:41:01 -0500329 u64 capacity;
Stephen Warrene315ae82013-06-11 15:14:01 -0600330 u64 capacity_user;
331 u64 capacity_boot;
332 u64 capacity_rpmb;
333 u64 capacity_gp[4];
Diego Santa Cruz3b62d842014-12-23 10:50:22 +0100334 u64 enh_user_start;
335 u64 enh_user_size;
Andy Flemingad347bb2008-10-30 16:41:01 -0500336 block_dev_desc_t block_dev;
Che-Liang Chiou4a2c7d72012-11-28 15:21:13 +0000337 char op_cond_pending; /* 1 if we are waiting on an op_cond command */
338 char init_in_progress; /* 1 if we have done mmc_start_init() */
339 char preinit; /* start init as early as possible */
340 uint op_cond_response; /* the response byte from the last op_cond */
Andrew Gabbasov9fc2a412014-12-01 06:59:09 -0600341 int ddr_mode;
Andy Flemingad347bb2008-10-30 16:41:01 -0500342};
343
Diego Santa Cruz69eb71a02014-12-23 10:50:29 +0100344struct mmc_hwpart_conf {
345 struct {
346 uint enh_start; /* in 512-byte sectors */
347 uint enh_size; /* in 512-byte sectors, if 0 no enh area */
Diego Santa Cruz80200272014-12-23 10:50:31 +0100348 unsigned wr_rel_change : 1;
349 unsigned wr_rel_set : 1;
Diego Santa Cruz69eb71a02014-12-23 10:50:29 +0100350 } user;
351 struct {
352 uint size; /* in 512-byte sectors */
Diego Santa Cruz80200272014-12-23 10:50:31 +0100353 unsigned enhanced : 1;
354 unsigned wr_rel_change : 1;
355 unsigned wr_rel_set : 1;
Diego Santa Cruz69eb71a02014-12-23 10:50:29 +0100356 } gp_part[4];
357};
358
359enum mmc_hwpart_conf_mode {
360 MMC_HWPART_CONF_CHECK,
361 MMC_HWPART_CONF_SET,
362 MMC_HWPART_CONF_COMPLETE,
363};
364
Andy Flemingad347bb2008-10-30 16:41:01 -0500365int mmc_register(struct mmc *mmc);
Pantelis Antoniou2c850462014-03-11 19:34:20 +0200366struct mmc *mmc_create(const struct mmc_config *cfg, void *priv);
367void mmc_destroy(struct mmc *mmc);
Andy Flemingad347bb2008-10-30 16:41:01 -0500368int mmc_initialize(bd_t *bis);
369int mmc_init(struct mmc *mmc);
370int mmc_read(struct mmc *mmc, u64 src, uchar *dst, int size);
Jerry Huang0caea1a2010-11-25 17:06:07 +0000371void mmc_set_clock(struct mmc *mmc, uint clock);
Andy Flemingad347bb2008-10-30 16:41:01 -0500372struct mmc *find_mmc_device(int dev_num);
Steve Sakomane4548302010-07-01 12:12:42 -0700373int mmc_set_dev(int dev_num);
Andy Flemingad347bb2008-10-30 16:41:01 -0500374void print_mmc_devices(char separator);
Lei Wend430d7c2011-05-02 16:26:25 +0000375int get_mmc_num(void);
Lei Wen31b99802011-05-02 16:26:26 +0000376int mmc_switch_part(int dev_num, unsigned int part_num);
Diego Santa Cruz69eb71a02014-12-23 10:50:29 +0100377int mmc_hwpart_config(struct mmc *mmc, const struct mmc_hwpart_conf *conf,
378 enum mmc_hwpart_conf_mode mode);
Thierry Redingb9c8b772012-01-02 01:15:37 +0000379int mmc_getcd(struct mmc *mmc);
Jeroen Hofsteeaedeeaa2014-07-12 21:24:08 +0200380int board_mmc_getcd(struct mmc *mmc);
Nikita Kiryanov020f2612012-12-03 02:19:46 +0000381int mmc_getwp(struct mmc *mmc);
Jeroen Hofsteeaedeeaa2014-07-12 21:24:08 +0200382int board_mmc_getwp(struct mmc *mmc);
Markus Niebel03951412013-12-16 13:40:46 +0100383int mmc_set_dsr(struct mmc *mmc, u16 val);
Amar1104e9b2013-04-27 11:42:58 +0530384/* Function to change the size of boot partition and rpmb partitions */
385int mmc_boot_partition_size_change(struct mmc *mmc, unsigned long bootsize,
386 unsigned long rpmbsize);
Tom Rinif8c6f792014-02-05 10:24:21 -0500387/* Function to modify the PARTITION_CONFIG field of EXT_CSD */
388int mmc_set_part_conf(struct mmc *mmc, u8 ack, u8 part_num, u8 access);
Tom Rini4cf854c2014-02-05 10:24:22 -0500389/* Function to modify the BOOT_BUS_WIDTH field of EXT_CSD */
390int mmc_set_boot_bus_width(struct mmc *mmc, u8 width, u8 reset, u8 mode);
Tom Rini35a3ea12014-02-07 14:15:20 -0500391/* Function to modify the RST_n_FUNCTION field of EXT_CSD */
392int mmc_set_rst_n_function(struct mmc *mmc, u8 enable);
Pierre Aubert343cd9f2014-04-24 10:30:06 +0200393/* Functions to read / write the RPMB partition */
394int mmc_rpmb_set_key(struct mmc *mmc, void *key);
395int mmc_rpmb_get_counter(struct mmc *mmc, unsigned long *counter);
396int mmc_rpmb_read(struct mmc *mmc, void *addr, unsigned short blk,
397 unsigned short cnt, unsigned char *key);
398int mmc_rpmb_write(struct mmc *mmc, void *addr, unsigned short blk,
399 unsigned short cnt, unsigned char *key);
Che-Liang Chiou4a2c7d72012-11-28 15:21:13 +0000400/**
401 * Start device initialization and return immediately; it does not block on
402 * polling OCR (operation condition register) status. Then you should call
403 * mmc_init, which would block on polling OCR status and complete the device
404 * initializatin.
405 *
406 * @param mmc Pointer to a MMC device struct
407 * @return 0 on success, IN_PROGRESS on waiting for OCR status, <0 on error.
408 */
409int mmc_start_init(struct mmc *mmc);
410
411/**
412 * Set preinit flag of mmc device.
413 *
414 * This will cause the device to be pre-inited during mmc_initialize(),
415 * which may save boot time if the device is not accessed until later.
416 * Some eMMC devices take 200-300ms to init, but unfortunately they
417 * must be sent a series of commands to even get them to start preparing
418 * for operation.
419 *
420 * @param mmc Pointer to a MMC device struct
421 * @param preinit preinit flag value
422 */
423void mmc_set_preinit(struct mmc *mmc, int preinit);
424
Reinhard Meyerc718a562010-08-13 10:31:06 +0200425#ifdef CONFIG_GENERIC_MMC
Paul Burtond4519552013-09-04 16:12:26 +0100426#ifdef CONFIG_MMC_SPI
Tom Rini23bcc9b2014-03-28 16:55:29 -0400427#define mmc_host_is_spi(mmc) ((mmc)->cfg->host_caps & MMC_MODE_SPI)
Paul Burtond4519552013-09-04 16:12:26 +0100428#else
429#define mmc_host_is_spi(mmc) 0
430#endif
Thomas Chou1254c3d2010-12-24 13:12:21 +0000431struct mmc *mmc_spi_init(uint bus, uint cs, uint speed, uint mode);
Reinhard Meyerc718a562010-08-13 10:31:06 +0200432#else
Andy Flemingad347bb2008-10-30 16:41:01 -0500433int mmc_legacy_init(int verbose);
434#endif
Reinhard Meyerc718a562010-08-13 10:31:06 +0200435
Paul Kocialkowski2439fe92014-11-08 20:55:45 +0100436void board_mmc_power_init(void);
Fabio Estevam72fed482014-02-15 14:51:59 -0200437int board_mmc_init(bd_t *bis);
Jeroen Hofsteeaedeeaa2014-07-12 21:24:08 +0200438int cpu_mmc_init(bd_t *bis);
Jeroen Hofsteed491ad02014-10-08 22:58:05 +0200439int mmc_get_env_addr(struct mmc *mmc, int copy, u32 *env_addr);
Fabio Estevam72fed482014-02-15 14:51:59 -0200440
Simon Glass509805b2015-01-27 22:13:39 -0700441struct pci_device_id;
442
443/**
444 * pci_mmc_init() - set up PCI MMC devices
445 *
446 * This finds all the matching PCI IDs and sets them up as MMC devices.
447 *
448 * @name: Name to use for devices
449 * @mmc_supported: PCI IDs to search for
450 * @num_ids: Number of elements in @mmc_supported
451 */
452int pci_mmc_init(const char *name, struct pci_device_id *mmc_supported,
453 int num_ids);
454
Pantelis Antoniou2c850462014-03-11 19:34:20 +0200455/* Set block count limit because of 16 bit register limit on some hardware*/
456#ifndef CONFIG_SYS_MMC_MAX_BLK_COUNT
457#define CONFIG_SYS_MMC_MAX_BLK_COUNT 65535
458#endif
459
wdenk7a428cc2003-06-15 22:40:42 +0000460#endif /* _MMC_H_ */