blob: 04433edcc543c6fba908294bcfcb2d3e27e4df40 [file] [log] [blame]
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -04001/*
Enric Balletbò i Serra19f9df82012-03-05 11:32:16 +00002 * Common configuration settings for IGEP technology based boards
3 *
4 * (C) Copyright 2012
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -04005 * ISEE 2007 SL, <www.iseebcn.com>
6 *
Wolfgang Denkbd8ec7e2013-10-07 13:07:26 +02007 * SPDX-License-Identifier: GPL-2.0+
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -04008 */
9
Enric Balletbò i Serra19f9df82012-03-05 11:32:16 +000010#ifndef __IGEP00X0_H
11#define __IGEP00X0_H
12
Enric Balletbò i Serraed116482013-12-06 21:30:24 +010013#ifdef CONFIG_BOOT_NAND
14#define CONFIG_NAND
15#endif
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040016
Enric Balletbò i Serraed116482013-12-06 21:30:24 +010017#define CONFIG_NR_DRAM_BANKS 2
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040018
Enric Balletbò i Serraed116482013-12-06 21:30:24 +010019#include <configs/ti_omap3_common.h>
Enric Balletbo i Serra74fea922013-02-07 00:40:05 +000020#include <asm/mach-types.h>
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040021
22/*
23 * Display CPU and Board information
24 */
25#define CONFIG_DISPLAY_CPUINFO 1
26#define CONFIG_DISPLAY_BOARDINFO 1
27
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040028#define CONFIG_MISC_INIT_R
29
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040030#define CONFIG_REVISION_TAG 1
31
Enric Balletbo i Serra3bb41cc2015-02-24 19:27:15 +010032/* Status LED available for IGEP0020 and IGEP0030 but not IGEP0032 */
33#if (CONFIG_MACH_TYPE != MACH_TYPE_IGEP0032)
Enric Balletbo i Serraa66c8872015-01-28 15:01:32 +010034#define CONFIG_STATUS_LED
35#define CONFIG_BOARD_SPECIFIC_LED
36#define CONFIG_GPIO_LED
37#if (CONFIG_MACH_TYPE == MACH_TYPE_IGEP0020)
38#define RED_LED_GPIO 27
Enric Balletbo i Serra3bb41cc2015-02-24 19:27:15 +010039#elif (CONFIG_MACH_TYPE == MACH_TYPE_IGEP0030)
Enric Balletbo i Serraa66c8872015-01-28 15:01:32 +010040#define RED_LED_GPIO 16
Enric Balletbo i Serra3bb41cc2015-02-24 19:27:15 +010041#else
42#error "status LED not defined for this machine."
Enric Balletbo i Serra02043a72013-02-07 00:40:06 +000043#endif
Enric Balletbo i Serraa66c8872015-01-28 15:01:32 +010044#define RED_LED_DEV 0
45#define STATUS_LED_BIT RED_LED_GPIO
46#define STATUS_LED_STATE STATUS_LED_ON
47#define STATUS_LED_PERIOD (CONFIG_SYS_HZ / 2)
48#define STATUS_LED_BOOT RED_LED_DEV
Enric Balletbo i Serra3bb41cc2015-02-24 19:27:15 +010049#endif
Javier Martinez Canillasd549ace2012-12-27 03:36:01 +000050
Enric Balletbo i Serra12fcb8c2014-01-25 22:52:22 +010051/* GPIO banks */
52#define CONFIG_OMAP3_GPIO_3 /* GPIO64 .. 95 is in GPIO bank 3 */
53#define CONFIG_OMAP3_GPIO_5 /* GPIO128..159 is in GPIO bank 5 */
54#define CONFIG_OMAP3_GPIO_6 /* GPIO160..191 is in GPIO bank 6 */
55
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040056/* USB */
Paul Kocialkowskif34dfcb2015-08-04 17:04:06 +020057#define CONFIG_USB_MUSB_UDC 1
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040058#define CONFIG_USB_OMAP3 1
59#define CONFIG_TWL4030_USB 1
60
61/* USB device configuration */
62#define CONFIG_USB_DEVICE 1
63#define CONFIG_USB_TTY 1
64#define CONFIG_SYS_CONSOLE_IS_IN_ENV 1
65
66/* Change these to suit your needs */
67#define CONFIG_USBD_VENDORID 0x0451
68#define CONFIG_USBD_PRODUCTID 0x5678
69#define CONFIG_USBD_MANUFACTURER "Texas Instruments"
70#define CONFIG_USBD_PRODUCT_NAME "IGEP"
71
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040072#define CONFIG_CMD_CACHE
Javier Martinez Canillas758b7c62012-07-28 01:19:32 +000073#ifdef CONFIG_BOOT_ONENAND
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040074#define CONFIG_CMD_ONENAND /* ONENAND support */
Javier Martinez Canillas758b7c62012-07-28 01:19:32 +000075#endif
Enric Balletbo i Serra02043a72013-02-07 00:40:06 +000076#if (CONFIG_MACH_TYPE == MACH_TYPE_IGEP0020) || \
77 (CONFIG_MACH_TYPE == MACH_TYPE_IGEP0032)
Javier Martinez Canillase9b14522012-12-27 01:35:56 +000078#endif
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040079#define CONFIG_CMD_DHCP
80#define CONFIG_CMD_PING
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040081
Enric Balletbò i Serraed116482013-12-06 21:30:24 +010082/*#undef CONFIG_ENV_IS_NOWHERE*/
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040083
84#define CONFIG_EXTRA_ENV_SETTINGS \
Enric Balletbo i Serra4adf8012011-04-19 09:16:36 -040085 "usbtty=cdc_acm\0" \
86 "loadaddr=0x82000000\0" \
Javier Martinez Canillas7a0155e2013-08-07 17:53:19 +020087 "dtbaddr=0x81600000\0" \
88 "bootdir=/boot\0" \
89 "bootfile=zImage\0" \
Enric Balletbo i Serra4adf8012011-04-19 09:16:36 -040090 "usbtty=cdc_acm\0" \
Javier Martinez Canillasdf32d2c2012-06-29 02:45:40 +000091 "console=ttyO2,115200n8\0" \
Enric Balletbo i Serra52ac7ac2012-04-25 02:34:31 +000092 "mpurate=auto\0" \
Enric Balletbo i Serra4adf8012011-04-19 09:16:36 -040093 "vram=12M\0" \
94 "dvimode=1024x768MR-16@60\0" \
95 "defaultdisplay=dvi\0" \
96 "mmcdev=0\0" \
97 "mmcroot=/dev/mmcblk0p2 rw\0" \
Javier Martinez Canillasc5d6fb22012-06-29 02:45:41 +000098 "mmcrootfstype=ext4 rootwait\0" \
Enric Balletbo i Serra4adf8012011-04-19 09:16:36 -040099 "nandroot=/dev/mtdblock4 rw\0" \
100 "nandrootfstype=jffs2\0" \
101 "mmcargs=setenv bootargs console=${console} " \
102 "mpurate=${mpurate} " \
103 "vram=${vram} " \
104 "omapfb.mode=dvi:${dvimode} " \
105 "omapfb.debug=y " \
106 "omapdss.def_disp=${defaultdisplay} " \
107 "root=${mmcroot} " \
108 "rootfstype=${mmcrootfstype}\0" \
109 "nandargs=setenv bootargs console=${console} " \
110 "mpurate=${mpurate} " \
111 "vram=${vram} " \
112 "omapfb.mode=dvi:${dvimode} " \
113 "omapfb.debug=y " \
114 "omapdss.def_disp=${defaultdisplay} " \
115 "root=${nandroot} " \
116 "rootfstype=${nandrootfstype}\0" \
Enric Balletbo i Serracffccee2013-08-07 17:53:18 +0200117 "loadbootenv=load mmc ${mmcdev} ${loadaddr} uEnv.txt\0" \
Enric Balletbo i Serrad7cba702012-04-25 02:33:50 +0000118 "importbootenv=echo Importing environment from mmc ...; " \
119 "env import -t $loadaddr $filesize\0" \
Javier Martinez Canillas7a0155e2013-08-07 17:53:19 +0200120 "loadzimage=load mmc ${mmcdev}:2 ${loadaddr} ${bootdir}/${bootfile}\0" \
121 "loadfdt=load mmc ${mmcdev}:2 ${dtbaddr} ${bootdir}/${dtbfile}\0" \
Enric Balletbo i Serra4adf8012011-04-19 09:16:36 -0400122 "mmcboot=echo Booting from mmc ...; " \
123 "run mmcargs; " \
Enric Balletbo i Serracffccee2013-08-07 17:53:18 +0200124 "bootz ${loadaddr}\0" \
Javier Martinez Canillas7a0155e2013-08-07 17:53:19 +0200125 "mmcbootfdt=echo Booting with DT from mmc ...; " \
126 "bootz ${loadaddr} - ${dtbaddr}\0" \
Enric Balletbo i Serra4adf8012011-04-19 09:16:36 -0400127 "nandboot=echo Booting from onenand ...; " \
128 "run nandargs; " \
129 "onenand read ${loadaddr} 280000 400000; " \
Enric Balletbo i Serracffccee2013-08-07 17:53:18 +0200130 "bootz ${loadaddr}\0" \
Enric Balletbo i Serra4adf8012011-04-19 09:16:36 -0400131
132#define CONFIG_BOOTCOMMAND \
Andrew Bradforde1c7c8a2012-10-01 05:06:52 +0000133 "mmc dev ${mmcdev}; if mmc rescan; then " \
Enric Balletbo i Serrad7cba702012-04-25 02:33:50 +0000134 "echo SD/MMC found on device ${mmcdev};" \
135 "if run loadbootenv; then " \
136 "run importbootenv;" \
137 "fi;" \
138 "if test -n $uenvcmd; then " \
139 "echo Running uenvcmd ...;" \
140 "run uenvcmd;" \
141 "fi;" \
Enric Balletbo i Serracffccee2013-08-07 17:53:18 +0200142 "if run loadzimage; then " \
Javier Martinez Canillas7a0155e2013-08-07 17:53:19 +0200143 "if test -n $dtbfile; then " \
144 "if run loadfdt; then " \
145 "run mmcbootfdt;" \
146 "fi;" \
147 "fi;" \
Enric Balletbo i Serrad7cba702012-04-25 02:33:50 +0000148 "run mmcboot;" \
149 "fi;" \
150 "fi;" \
151 "run nandboot;" \
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -0400152
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -0400153/*
154 * FLASH and environment organization
155 */
156
Javier Martinez Canillas758b7c62012-07-28 01:19:32 +0000157#ifdef CONFIG_BOOT_ONENAND
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -0400158#define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
159
160#define ONENAND_ENV_OFFSET 0x260000 /* environment starts here */
161
162#define CONFIG_ENV_IS_IN_ONENAND 1
163#define CONFIG_ENV_SIZE (512 << 10) /* Total Size Environment */
164#define CONFIG_ENV_ADDR ONENAND_ENV_OFFSET
Javier Martinez Canillas758b7c62012-07-28 01:19:32 +0000165#endif
166
Enric Balletbò i Serraed116482013-12-06 21:30:24 +0100167#ifdef CONFIG_NAND
Javier Martinez Canillas758b7c62012-07-28 01:19:32 +0000168#define CONFIG_ENV_OFFSET 0x260000 /* environment starts here */
169#define CONFIG_ENV_IS_IN_NAND 1
170#define CONFIG_ENV_SIZE (512 << 10) /* Total Size Environment */
171#define CONFIG_ENV_ADDR NAND_ENV_OFFSET
Javier Martinez Canillas758b7c62012-07-28 01:19:32 +0000172#endif
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -0400173
174/*
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -0400175 * SMSC911x Ethernet
176 */
177#if defined(CONFIG_CMD_NET)
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -0400178#define CONFIG_SMC911X
179#define CONFIG_SMC911X_32_BIT
180#define CONFIG_SMC911X_BASE 0x2C000000
181#endif /* (CONFIG_CMD_NET) */
182
Enric Balletbò i Serraed116482013-12-06 21:30:24 +0100183/* OneNAND boot config */
Javier Martinez Canillas361fc832012-07-28 01:19:34 +0000184#ifdef CONFIG_BOOT_ONENAND
185#define CONFIG_SPL_ONENAND_SUPPORT
Javier Martinez Canillas361fc832012-07-28 01:19:34 +0000186#define CONFIG_SYS_ONENAND_U_BOOT_OFFS 0x80000
187#define CONFIG_SYS_ONENAND_PAGE_SIZE 2048
188#define CONFIG_SPL_ONENAND_LOAD_ADDR 0x80000
189#define CONFIG_SPL_ONENAND_LOAD_SIZE \
190 (512 * 1024 - CONFIG_SPL_ONENAND_LOAD_ADDR)
191
192#endif
193
Javier Martinez Canillas361fc832012-07-28 01:19:34 +0000194/* NAND boot config */
Enric Balletbò i Serraed116482013-12-06 21:30:24 +0100195#ifdef CONFIG_NAND
Stefano Babic0cd41182015-07-26 15:18:15 +0200196#define CONFIG_SYS_NAND_BUSWIDTH_16BIT
Javier Martinez Canillas361fc832012-07-28 01:19:34 +0000197#define CONFIG_SYS_NAND_5_ADDR_CYCLE
198#define CONFIG_SYS_NAND_PAGE_COUNT 64
199#define CONFIG_SYS_NAND_PAGE_SIZE 2048
200#define CONFIG_SYS_NAND_OOBSIZE 64
201#define CONFIG_SYS_NAND_BLOCK_SIZE (128*1024)
202#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
203#define CONFIG_SYS_NAND_ECCPOS {2, 3, 4, 5, 6, 7, 8, 9,\
204 10, 11, 12, 13}
205#define CONFIG_SYS_NAND_ECCSIZE 512
206#define CONFIG_SYS_NAND_ECCBYTES 3
pekon gupta3ef49732013-11-18 19:03:01 +0530207#define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_HAM1_CODE_HW
pekon gupta7909b6d2014-07-18 17:59:42 +0530208#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x80000
209/* NAND: SPL falcon mode configs */
210#ifdef CONFIG_SPL_OS_BOOT
211#define CONFIG_CMD_SPL_NAND_OFS 0x240000
212#define CONFIG_SYS_NAND_SPL_KERNEL_OFFS 0x280000
213#define CONFIG_CMD_SPL_WRITE_SIZE 0x2000
214#endif
Javier Martinez Canillas361fc832012-07-28 01:19:34 +0000215#endif
216
Enric Balletbò i Serra19f9df82012-03-05 11:32:16 +0000217#endif /* __IGEP00X0_H */