blob: a0a23a79fdf3ae77421471c7f7e36c5edeebfcb8 [file] [log] [blame]
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -04001/*
Enric Balletbò i Serra19f9df82012-03-05 11:32:16 +00002 * Common configuration settings for IGEP technology based boards
3 *
4 * (C) Copyright 2012
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -04005 * ISEE 2007 SL, <www.iseebcn.com>
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of
10 * the License, or (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20 * MA 02111-1307 USA
21 */
22
Enric Balletbò i Serra19f9df82012-03-05 11:32:16 +000023#ifndef __IGEP00X0_H
24#define __IGEP00X0_H
25
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040026#include <asm/sizes.h>
27
28/*
29 * High Level Configuration Options
30 */
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040031#define CONFIG_OMAP 1 /* in a TI OMAP core */
32#define CONFIG_OMAP34XX 1 /* which is a 34XX */
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040033
34#define CONFIG_SDRC /* The chip has SDRC controller */
35
36#include <asm/arch/cpu.h>
37#include <asm/arch/omap3.h>
38
39/*
40 * Display CPU and Board information
41 */
42#define CONFIG_DISPLAY_CPUINFO 1
43#define CONFIG_DISPLAY_BOARDINFO 1
44
45/* Clock Defines */
46#define V_OSCK 26000000 /* Clock output from T2 */
47#define V_SCLK (V_OSCK >> 1)
48
49#define CONFIG_MISC_INIT_R
50
51#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
52#define CONFIG_SETUP_MEMORY_TAGS 1
53#define CONFIG_INITRD_TAG 1
54#define CONFIG_REVISION_TAG 1
55
Grant Likely100b8492011-03-28 09:59:07 +000056#define CONFIG_OF_LIBFDT 1
57
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040058/*
59 * NS16550 Configuration
60 */
61
62#define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
63
64#define CONFIG_SYS_NS16550
65#define CONFIG_SYS_NS16550_SERIAL
66#define CONFIG_SYS_NS16550_REG_SIZE (-4)
67#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
68
69/* select serial console configuration */
70#define CONFIG_CONS_INDEX 3
71#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
72#define CONFIG_SERIAL3 3
73
74/* allow to overwrite serial and ethaddr */
75#define CONFIG_ENV_OVERWRITE
76#define CONFIG_BAUDRATE 115200
Enric Balletbò i Serra19f9df82012-03-05 11:32:16 +000077#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600, \
78 115200}
Enric Balletbo i Serrada898a92010-11-04 15:34:33 -040079#define CONFIG_GENERIC_MMC 1
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040080#define CONFIG_MMC 1
Enric Balletbo i Serrada898a92010-11-04 15:34:33 -040081#define CONFIG_OMAP_HSMMC 1
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040082#define CONFIG_DOS_PARTITION 1
83
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040084/* USB */
85#define CONFIG_MUSB_UDC 1
86#define CONFIG_USB_OMAP3 1
87#define CONFIG_TWL4030_USB 1
88
89/* USB device configuration */
90#define CONFIG_USB_DEVICE 1
91#define CONFIG_USB_TTY 1
92#define CONFIG_SYS_CONSOLE_IS_IN_ENV 1
93
94/* Change these to suit your needs */
95#define CONFIG_USBD_VENDORID 0x0451
96#define CONFIG_USBD_PRODUCTID 0x5678
97#define CONFIG_USBD_MANUFACTURER "Texas Instruments"
98#define CONFIG_USBD_PRODUCT_NAME "IGEP"
99
100/* commands to include */
101#include <config_cmd_default.h>
102
103#define CONFIG_CMD_CACHE
104#define CONFIG_CMD_EXT2 /* EXT2 Support */
105#define CONFIG_CMD_FAT /* FAT support */
106#define CONFIG_CMD_I2C /* I2C serial bus support */
107#define CONFIG_CMD_MMC /* MMC support */
108#define CONFIG_CMD_ONENAND /* ONENAND support */
109#define CONFIG_CMD_NET /* bootp, tftpboot, rarpboot */
110#define CONFIG_CMD_DHCP
111#define CONFIG_CMD_PING
112#define CONFIG_CMD_NFS /* NFS support */
113#define CONFIG_CMD_MTDPARTS /* Enable MTD parts commands */
114#define CONFIG_MTD_DEVICE
115
116#undef CONFIG_CMD_FLASH /* flinfo, erase, protect */
117#undef CONFIG_CMD_IMLS /* List all found images */
118
119#define CONFIG_SYS_NO_FLASH
120#define CONFIG_HARD_I2C 1
121#define CONFIG_SYS_I2C_SPEED 100000
122#define CONFIG_SYS_I2C_SLAVE 1
123#define CONFIG_SYS_I2C_BUS 0
124#define CONFIG_SYS_I2C_BUS_SELECT 1
125#define CONFIG_DRIVER_OMAP34XX_I2C 1
126
127/*
128 * TWL4030
129 */
130#define CONFIG_TWL4030_POWER 1
131
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -0400132#define CONFIG_BOOTDELAY 3
133
134#define CONFIG_EXTRA_ENV_SETTINGS \
Enric Balletbo i Serra4adf8012011-04-19 09:16:36 -0400135 "usbtty=cdc_acm\0" \
136 "loadaddr=0x82000000\0" \
137 "usbtty=cdc_acm\0" \
Javier Martinez Canillasdf32d2c2012-06-29 02:45:40 +0000138 "console=ttyO2,115200n8\0" \
Enric Balletbo i Serra52ac7ac2012-04-25 02:34:31 +0000139 "mpurate=auto\0" \
Enric Balletbo i Serra4adf8012011-04-19 09:16:36 -0400140 "vram=12M\0" \
141 "dvimode=1024x768MR-16@60\0" \
142 "defaultdisplay=dvi\0" \
143 "mmcdev=0\0" \
144 "mmcroot=/dev/mmcblk0p2 rw\0" \
Javier Martinez Canillasc5d6fb22012-06-29 02:45:41 +0000145 "mmcrootfstype=ext4 rootwait\0" \
Enric Balletbo i Serra4adf8012011-04-19 09:16:36 -0400146 "nandroot=/dev/mtdblock4 rw\0" \
147 "nandrootfstype=jffs2\0" \
148 "mmcargs=setenv bootargs console=${console} " \
149 "mpurate=${mpurate} " \
150 "vram=${vram} " \
151 "omapfb.mode=dvi:${dvimode} " \
152 "omapfb.debug=y " \
153 "omapdss.def_disp=${defaultdisplay} " \
154 "root=${mmcroot} " \
155 "rootfstype=${mmcrootfstype}\0" \
156 "nandargs=setenv bootargs console=${console} " \
157 "mpurate=${mpurate} " \
158 "vram=${vram} " \
159 "omapfb.mode=dvi:${dvimode} " \
160 "omapfb.debug=y " \
161 "omapdss.def_disp=${defaultdisplay} " \
162 "root=${nandroot} " \
163 "rootfstype=${nandrootfstype}\0" \
Enric Balletbo i Serrad7cba702012-04-25 02:33:50 +0000164 "loadbootenv=fatload mmc ${mmcdev} ${loadaddr} uEnv.txt\0" \
165 "importbootenv=echo Importing environment from mmc ...; " \
166 "env import -t $loadaddr $filesize\0" \
Enric Balletbo i Serra4adf8012011-04-19 09:16:36 -0400167 "loaduimage=fatload mmc ${mmcdev} ${loadaddr} uImage\0" \
168 "mmcboot=echo Booting from mmc ...; " \
169 "run mmcargs; " \
170 "bootm ${loadaddr}\0" \
171 "nandboot=echo Booting from onenand ...; " \
172 "run nandargs; " \
173 "onenand read ${loadaddr} 280000 400000; " \
174 "bootm ${loadaddr}\0" \
175
176#define CONFIG_BOOTCOMMAND \
177 "if mmc rescan ${mmcdev}; then " \
Enric Balletbo i Serrad7cba702012-04-25 02:33:50 +0000178 "echo SD/MMC found on device ${mmcdev};" \
179 "if run loadbootenv; then " \
180 "run importbootenv;" \
181 "fi;" \
182 "if test -n $uenvcmd; then " \
183 "echo Running uenvcmd ...;" \
184 "run uenvcmd;" \
185 "fi;" \
186 "if run loaduimage; then " \
187 "run mmcboot;" \
188 "fi;" \
189 "fi;" \
190 "run nandboot;" \
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -0400191
192#define CONFIG_AUTO_COMPLETE 1
193
194/*
195 * Miscellaneous configurable options
196 */
197#define CONFIG_SYS_LONGHELP /* undef to save memory */
198#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -0400199#define CONFIG_SYS_PROMPT "U-Boot # "
200#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
201/* Print Buffer Size */
202#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
203 sizeof(CONFIG_SYS_PROMPT) + 16)
204#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
205/* Boot Argument Buffer Size */
206#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
207
208#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0) /* memtest */
209 /* works on */
210#define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \
211 0x01F00000) /* 31MB */
212
213#define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0) /* default */
214 /* load address */
215
216#define CONFIG_SYS_MONITOR_LEN (256 << 10)
217
218/*
219 * OMAP3 has 12 GP timers, they can be driven by the system clock
220 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
221 * This rate is divided by a local divisor.
222 */
223#define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2)
224#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
225#define CONFIG_SYS_HZ 1000
226
227/*
228 * Stack sizes
229 *
230 * The stack sizes are set up in start.S using the settings below
231 */
232#define CONFIG_STACKSIZE (128 << 10) /* regular stack 128 KiB */
233
234/*
235 * Physical Memory Map
236 *
237 */
238#define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */
239#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
240#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 meg */
241#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
242
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -0400243/*
244 * FLASH and environment organization
245 */
246
247#define PISMO1_ONEN_SIZE GPMC_SIZE_128M /* Configure the PISMO */
248
249#define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
250
251#define ONENAND_ENV_OFFSET 0x260000 /* environment starts here */
252
253#define CONFIG_ENV_IS_IN_ONENAND 1
254#define CONFIG_ENV_SIZE (512 << 10) /* Total Size Environment */
255#define CONFIG_ENV_ADDR ONENAND_ENV_OFFSET
256
257/*
258 * Size of malloc() pool
259 */
260#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (128 << 10))
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -0400261
262/*
263 * SMSC911x Ethernet
264 */
265#if defined(CONFIG_CMD_NET)
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -0400266#define CONFIG_SMC911X
267#define CONFIG_SMC911X_32_BIT
268#define CONFIG_SMC911X_BASE 0x2C000000
269#endif /* (CONFIG_CMD_NET) */
270
271#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
Steve Sakomanb74d3b42010-10-27 05:04:30 -0700272#define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
273#define CONFIG_SYS_INIT_RAM_SIZE 0x800
274#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
275 CONFIG_SYS_INIT_RAM_SIZE - \
276 GENERATED_GBL_DATA_SIZE)
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -0400277
Enric Balletbò i Serra19f9df82012-03-05 11:32:16 +0000278#endif /* __IGEP00X0_H */