Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / de3c570133a01b1ccbbf0d5d985ca7ef39b926fe / . / arch / arm / include / asm / arch-am33xx / ddr_defs.h
blob: f755736a4c3f8d2677bff296e8248c09760d57dd [file] [log] [blame]
Chandan Nath98b036e2011-10-14 02:58:24 +0000[diff] [blame]1/*
2 * ddr_defs.h
3 *
4 * ddr specific header
5 *
6 * Copyright (C) 2011, Texas Instruments, Incorporated - http://www.ti.com/
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR /PURPOSE. See the
16 * GNU General Public License for more details.
17 */
18
19#ifndef _DDR_DEFS_H
20#define _DDR_DEFS_H
21
22#include <asm/arch/hardware.h>
23
24/* AM335X EMIF Register values */
Chandan Nath98b036e2011-10-14 02:58:24 +0000[diff] [blame]25#define VTP_CTRL_READY (0x1 << 5)
26#define VTP_CTRL_ENABLE (0x1 << 6)
Chandan Nath98b036e2011-10-14 02:58:24 +0000[diff] [blame]27#define VTP_CTRL_START_EN (0x1)
Chandan Nath98b036e2011-10-14 02:58:24 +0000[diff] [blame]28#define CMD_FORCE 0x00
29#define CMD_DELAY 0x00
Tom Rinif4914f92012-07-24 13:05:10 -0700[diff] [blame]30#define PHY_DLL_LOCK_DIFF 0x0
Tom Rinide3c5702012-07-24 14:03:24 -0700[diff] [blame^]31#define DDR_CKE_CTRL_NORMAL 0x1
Chandan Nath98b036e2011-10-14 02:58:24 +0000[diff] [blame]32
Vaibhav Bediaa1255122012-04-20 13:28:16 +0530[diff] [blame]33#define DDR2_EMIF_READ_LATENCY 0x100005 /* Enable Dynamic Power Down */
34#define DDR2_EMIF_TIM1 0x0666B3C9
35#define DDR2_EMIF_TIM2 0x243631CA
36#define DDR2_EMIF_TIM3 0x0000033F
37#define DDR2_EMIF_SDCFG 0x41805332
Tom Rinif4914f92012-07-24 13:05:10 -0700[diff] [blame]38#define DDR2_EMIF_SDREF 0x0000081a
Chandan Nath98b036e2011-10-14 02:58:24 +0000[diff] [blame]39#define DDR2_DLL_LOCK_DIFF 0x0
Tom Rinif4914f92012-07-24 13:05:10 -0700[diff] [blame]40#define DDR2_RATIO 0x80
Chandan Nath98b036e2011-10-14 02:58:24 +0000[diff] [blame]41#define DDR2_INVERT_CLKOUT 0x00
Tom Rinif4914f92012-07-24 13:05:10 -0700[diff] [blame]42#define DDR2_RD_DQS 0x12
Chandan Nath98b036e2011-10-14 02:58:24 +0000[diff] [blame]43#define DDR2_WR_DQS 0x00
44#define DDR2_PHY_WRLVL 0x00
45#define DDR2_PHY_GATELVL 0x00
46#define DDR2_PHY_WR_DATA 0x40
Tom Rinif4914f92012-07-24 13:05:10 -0700[diff] [blame]47#define DDR2_PHY_FIFO_WE 0x80
48#define DDR2_PHY_RANK0_DELAY 0x1
49#define DDR2_IOCTRL_VALUE 0x18B
Chandan Nath98b036e2011-10-14 02:58:24 +0000[diff] [blame]50
51/**
Chandan Nath98b036e2011-10-14 02:58:24 +0000[diff] [blame]52 * Encapsulates DDR PHY control and corresponding shadow registers.
53 */
54struct ddr_phy_control {
55 unsigned long reg;
56 unsigned long reg_sh;
57 unsigned long reg2;
58};
59
60/**
61 * Encapsulates SDRAM timing and corresponding shadow registers.
62 */
63struct sdram_timing {
64 unsigned long time1;
65 unsigned long time1_sh;
66 unsigned long time2;
67 unsigned long time2_sh;
68 unsigned long time3;
69 unsigned long time3_sh;
70};
71
72/**
73 * Encapsulates SDRAM configuration.
74 * (Includes refresh control registers) */
75struct sdram_config {
76 unsigned long sdrcr;
77 unsigned long sdrcr2;
78 unsigned long refresh;
79 unsigned long refresh_sh;
80};
81
82/**
83 * Configure SDRAM
84 */
85int config_sdram(struct sdram_config *cfg);
86
87/**
88 * Set SDRAM timings
89 */
90int set_sdram_timings(struct sdram_timing *val);
91
92/**
93 * Configure DDR PHY
94 */
95int config_ddr_phy(struct ddr_phy_control *cfg);
96
97/**
98 * This structure represents the DDR registers on AM33XX devices.
99 */
100struct ddr_regs {
101 unsigned int resv0[7];
102 unsigned int cm0csratio; /* offset 0x01C */
103 unsigned int cm0csforce; /* offset 0x020 */
104 unsigned int cm0csdelay; /* offset 0x024 */
105 unsigned int cm0dldiff; /* offset 0x028 */
106 unsigned int cm0iclkout; /* offset 0x02C */
107 unsigned int resv1[8];
108 unsigned int cm1csratio; /* offset 0x050 */
109 unsigned int cm1csforce; /* offset 0x054 */
110 unsigned int cm1csdelay; /* offset 0x058 */
111 unsigned int cm1dldiff; /* offset 0x05C */
112 unsigned int cm1iclkout; /* offset 0x060 */
113 unsigned int resv2[8];
114 unsigned int cm2csratio; /* offset 0x084 */
115 unsigned int cm2csforce; /* offset 0x088 */
116 unsigned int cm2csdelay; /* offset 0x08C */
117 unsigned int cm2dldiff; /* offset 0x090 */
118 unsigned int cm2iclkout; /* offset 0x094 */
119 unsigned int resv3[12];
120 unsigned int dt0rdsratio0; /* offset 0x0C8 */
121 unsigned int dt0rdsratio1; /* offset 0x0CC */
122 unsigned int resv4[3];
123 unsigned int dt0wdsratio0; /* offset 0x0DC */
124 unsigned int dt0wdsratio1; /* offset 0x0E0 */
125 unsigned int resv5[3];
126 unsigned int dt0wiratio0; /* offset 0x0F0 */
127 unsigned int dt0wiratio1; /* offset 0x0F4 */
128 unsigned int dt0giratio0; /* offset 0x0FC */
129 unsigned int dt0giratio1; /* offset 0x100 */
Chandan Nath5b5c2122012-01-09 20:38:56 +0000[diff] [blame]130 unsigned int resv6[1];
Chandan Nath98b036e2011-10-14 02:58:24 +0000[diff] [blame]131 unsigned int dt0fwsratio0; /* offset 0x108 */
132 unsigned int dt0fwsratio1; /* offset 0x10C */
Chandan Nath5b5c2122012-01-09 20:38:56 +0000[diff] [blame]133 unsigned int resv7[4];
Chandan Nath98b036e2011-10-14 02:58:24 +0000[diff] [blame]134 unsigned int dt0wrsratio0; /* offset 0x120 */
135 unsigned int dt0wrsratio1; /* offset 0x124 */
136 unsigned int resv8[3];
137 unsigned int dt0rdelays0; /* offset 0x134 */
138 unsigned int dt0dldiff0; /* offset 0x138 */
139 unsigned int resv9[39];
140 unsigned int dt1rdelays0; /* offset 0x1D8 */
141};
142
143/**
144 * Encapsulates DDR CMD control registers.
145 */
146struct cmd_control {
147 unsigned long cmd0csratio;
148 unsigned long cmd0csforce;
149 unsigned long cmd0csdelay;
150 unsigned long cmd0dldiff;
151 unsigned long cmd0iclkout;
152 unsigned long cmd1csratio;
153 unsigned long cmd1csforce;
154 unsigned long cmd1csdelay;
155 unsigned long cmd1dldiff;
156 unsigned long cmd1iclkout;
157 unsigned long cmd2csratio;
158 unsigned long cmd2csforce;
159 unsigned long cmd2csdelay;
160 unsigned long cmd2dldiff;
161 unsigned long cmd2iclkout;
162};
163
164/**
165 * Encapsulates DDR DATA registers.
166 */
167struct ddr_data {
168 unsigned long datardsratio0;
169 unsigned long datardsratio1;
170 unsigned long datawdsratio0;
171 unsigned long datawdsratio1;
172 unsigned long datawiratio0;
173 unsigned long datawiratio1;
174 unsigned long datagiratio0;
175 unsigned long datagiratio1;
176 unsigned long datafwsratio0;
177 unsigned long datafwsratio1;
178 unsigned long datawrsratio0;
179 unsigned long datawrsratio1;
180 unsigned long datadldiff0;
181};
182
183/**
184 * Configure DDR CMD control registers
185 */
Tom Rini1652dd52012-07-03 08:48:46 -0700[diff] [blame]186int config_cmd_ctrl(const struct cmd_control *cmd);
Chandan Nath98b036e2011-10-14 02:58:24 +0000[diff] [blame]187
188/**
189 * Configure DDR DATA registers
190 */
Tom Rini1652dd52012-07-03 08:48:46 -0700[diff] [blame]191int config_ddr_data(int data_macrono, const struct ddr_data *data);
Chandan Nath98b036e2011-10-14 02:58:24 +0000[diff] [blame]192
193/**
194 * This structure represents the DDR io control on AM33XX devices.
195 */
196struct ddr_cmdtctrl {
197 unsigned int resv1[1];
198 unsigned int cm0ioctl;
199 unsigned int cm1ioctl;
200 unsigned int cm2ioctl;
201 unsigned int resv2[12];
202 unsigned int dt0ioctl;
203 unsigned int dt1ioctl;
204};
205
206/**
207 * Encapsulates DDR CMD & DATA io control registers.
208 */
209struct ddr_ioctrl {
210 unsigned long cmd1ctl;
211 unsigned long cmd2ctl;
212 unsigned long cmd3ctl;
213 unsigned long data1ctl;
214 unsigned long data2ctl;
215};
216
217/**
218 * Configure DDR io control registers
219 */
220int config_io_ctrl(struct ddr_ioctrl *ioctrl);
221
222struct ddr_ctrl {
223 unsigned int ddrioctrl;
224 unsigned int resv1[325];
225 unsigned int ddrckectrl;
226};
227
Tom Rini3fd44562012-07-03 08:51:34 -0700[diff] [blame]228void config_ddr(short ddr_type);
Chandan Nath98b036e2011-10-14 02:58:24 +0000[diff] [blame]229
230#endif /* _DDR_DEFS_H */