blob: b2a16b03513ef3b6c73ae682627fe9eb66ff72c9 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Marek Vasutad43cd32017-07-21 23:15:21 +02002/*
3 * board/renesas/ulcb/ulcb.c
4 * This file is ULCB board support.
5 *
6 * Copyright (C) 2017 Renesas Electronics Corporation
Marek Vasutad43cd32017-07-21 23:15:21 +02007 */
8
Simon Glass2dc9c342020-05-10 11:40:01 -06009#include <image.h>
Simon Glass97589732020-05-10 11:40:02 -060010#include <init.h>
Marek Vasutad43cd32017-07-21 23:15:21 +020011#include <malloc.h>
12#include <netdev.h>
13#include <dm.h>
Simon Glass3ba929a2020-10-30 21:38:53 -060014#include <asm/global_data.h>
Marek Vasutad43cd32017-07-21 23:15:21 +020015#include <dm/platform_data/serial_sh.h>
16#include <asm/processor.h>
17#include <asm/mach-types.h>
18#include <asm/io.h>
Simon Glass4dcacfc2020-05-10 11:40:13 -060019#include <linux/bitops.h>
Marek Vasutad43cd32017-07-21 23:15:21 +020020#include <linux/errno.h>
21#include <asm/arch/sys_proto.h>
22#include <asm/gpio.h>
23#include <asm/arch/gpio.h>
24#include <asm/arch/rmobile.h>
25#include <asm/arch/rcar-mstp.h>
26#include <asm/arch/sh_sdhi.h>
27#include <i2c.h>
28#include <mmc.h>
29
30DECLARE_GLOBAL_DATA_PTR;
31
Marek Vasutad43cd32017-07-21 23:15:21 +020032#define DVFS_MSTP926 BIT(26)
Marek Vasutcea5c8f2017-09-12 19:07:22 +020033#define HSUSB_MSTP704 BIT(4) /* HSUSB */
Marek Vasutad43cd32017-07-21 23:15:21 +020034
Marek Vasutad43cd32017-07-21 23:15:21 +020035int board_early_init_f(void)
36{
Tom Rini52b2e262021-08-18 23:12:24 -040037#if CONFIG_IS_ENABLED(SYS_I2C_LEGACY) && defined(CONFIG_SYS_I2C_SH)
Marek Vasutad43cd32017-07-21 23:15:21 +020038 /* DVFS for reset */
Hiroyuki Yokoyama7e172912018-09-26 16:00:09 +090039 mstp_clrbits_le32(SMSTPCR9, SMSTPCR9, DVFS_MSTP926);
Marek Vasutad43cd32017-07-21 23:15:21 +020040#endif
41 return 0;
42}
43
Marek Vasutcea5c8f2017-09-12 19:07:22 +020044/* HSUSB block registers */
45#define HSUSB_REG_LPSTS 0xE6590102
46#define HSUSB_REG_LPSTS_SUSPM_NORMAL BIT(14)
47#define HSUSB_REG_UGCTRL2 0xE6590184
48#define HSUSB_REG_UGCTRL2_USB0SEL 0x30
49#define HSUSB_REG_UGCTRL2_USB0SEL_EHCI 0x10
50
Marek Vasutad43cd32017-07-21 23:15:21 +020051int board_init(void)
52{
Marek Vasutad43cd32017-07-21 23:15:21 +020053 /* USB1 pull-up */
54 setbits_le32(PFC_PUEN6, PUEN_USB1_OVC | PUEN_USB1_PWEN);
55
Marek Vasutcea5c8f2017-09-12 19:07:22 +020056 /* Configure the HSUSB block */
Hiroyuki Yokoyama7e172912018-09-26 16:00:09 +090057 mstp_clrbits_le32(SMSTPCR7, SMSTPCR7, HSUSB_MSTP704);
Marek Vasutcea5c8f2017-09-12 19:07:22 +020058 /* Choice USB0SEL */
59 clrsetbits_le32(HSUSB_REG_UGCTRL2, HSUSB_REG_UGCTRL2_USB0SEL,
60 HSUSB_REG_UGCTRL2_USB0SEL_EHCI);
61 /* low power status */
62 setbits_le16(HSUSB_REG_LPSTS, HSUSB_REG_LPSTS_SUSPM_NORMAL);
63
Marek Vasut7cf1c7f2017-08-20 17:13:48 +020064 return 0;
Marek Vasutad43cd32017-07-21 23:15:21 +020065}
Marek Vasutad43cd32017-07-21 23:15:21 +020066
Marek Vasut4726f062018-12-04 01:44:34 +010067#ifdef CONFIG_MULTI_DTB_FIT
68int board_fit_config_name_match(const char *name)
69{
70 /* PRR driver is not available yet */
71 u32 cpu_type = rmobile_get_cpu_type();
72
73 if ((cpu_type == RMOBILE_CPU_TYPE_R8A7795) &&
Marek Vasutadaa0162020-04-04 16:12:48 +020074 !strcmp(name, "r8a77950-ulcb-u-boot"))
Marek Vasut4726f062018-12-04 01:44:34 +010075 return 0;
76
77 if ((cpu_type == RMOBILE_CPU_TYPE_R8A7796) &&
Marek Vasutadaa0162020-04-04 16:12:48 +020078 !strcmp(name, "r8a77960-ulcb-u-boot"))
Marek Vasut4726f062018-12-04 01:44:34 +010079 return 0;
80
Marek Vasut5d611db2019-03-04 12:34:50 +010081 if ((cpu_type == RMOBILE_CPU_TYPE_R8A77965) &&
Marek Vasutadaa0162020-04-04 16:12:48 +020082 !strcmp(name, "r8a77965-ulcb-u-boot"))
Marek Vasut5d611db2019-03-04 12:34:50 +010083 return 0;
84
Marek Vasut4726f062018-12-04 01:44:34 +010085 return -1;
86}
87#endif