blob: ea200a1ee1c6490075955940387c94216b5c8301 [file] [log] [blame]
Lokesh Vutla3d10ca82021-05-06 16:44:59 +05301// SPDX-License-Identifier: GPL-2.0
2/*
3 * Copyright (C) 2021 Texas Instruments Incorporated - https://www.ti.com/
4 */
5
Neha Malcom Francis9a1b2712023-07-22 00:14:34 +05306#include "k3-am64x-binman.dtsi"
7
Lokesh Vutla3d10ca82021-05-06 16:44:59 +05308/ {
9 chosen {
Roger Quadrosaf6e2a72023-08-05 11:14:40 +030010 tick-timer = &main_timer0;
Lokesh Vutla3d10ca82021-05-06 16:44:59 +053011 };
Aswath Govindrajua15380e2021-07-26 20:58:03 +053012
Georgi Vlaevd4d0db12022-05-20 15:30:26 +030013 memory@80000000 {
Roger Quadrose58cbb42023-09-29 16:46:43 +030014 bootph-all;
Georgi Vlaevd4d0db12022-05-20 15:30:26 +030015 };
Lokesh Vutla3d10ca82021-05-06 16:44:59 +053016};
17
18&cbass_main{
Roger Quadrose58cbb42023-09-29 16:46:43 +030019 bootph-all;
Lokesh Vutla3d10ca82021-05-06 16:44:59 +053020};
21
Roger Quadrosaf6e2a72023-08-05 11:14:40 +030022&main_timer0 {
Roger Quadrose58cbb42023-09-29 16:46:43 +030023 bootph-all;
Roger Quadrosaf6e2a72023-08-05 11:14:40 +030024 clock-frequency = <200000000>;
25};
26
Lokesh Vutla3d10ca82021-05-06 16:44:59 +053027&main_conf {
Roger Quadrose58cbb42023-09-29 16:46:43 +030028 bootph-all;
Lokesh Vutla3d10ca82021-05-06 16:44:59 +053029 chipid@14 {
Roger Quadrose58cbb42023-09-29 16:46:43 +030030 bootph-all;
Lokesh Vutla3d10ca82021-05-06 16:44:59 +053031 };
32};
33
34&main_pmx0 {
Roger Quadrose58cbb42023-09-29 16:46:43 +030035 bootph-all;
Lokesh Vutla3d10ca82021-05-06 16:44:59 +053036};
37
Roger Quadrosaf6e2a72023-08-05 11:14:40 +030038&main_i2c0_pins_default {
Roger Quadrose58cbb42023-09-29 16:46:43 +030039 bootph-all;
Roger Quadrosaf6e2a72023-08-05 11:14:40 +030040};
41
Lokesh Vutla3d10ca82021-05-06 16:44:59 +053042&main_i2c0 {
Roger Quadrose58cbb42023-09-29 16:46:43 +030043 bootph-all;
Roger Quadrosaf6e2a72023-08-05 11:14:40 +030044};
45
46&main_uart0_pins_default {
Roger Quadrose58cbb42023-09-29 16:46:43 +030047 bootph-all;
Lokesh Vutla3d10ca82021-05-06 16:44:59 +053048};
49
50&main_uart0 {
Roger Quadrose58cbb42023-09-29 16:46:43 +030051 bootph-all;
Lokesh Vutla3d10ca82021-05-06 16:44:59 +053052};
53
54&dmss {
Roger Quadrose58cbb42023-09-29 16:46:43 +030055 bootph-all;
Lokesh Vutla3d10ca82021-05-06 16:44:59 +053056};
57
58&secure_proxy_main {
Roger Quadrose58cbb42023-09-29 16:46:43 +030059 bootph-all;
Lokesh Vutla3d10ca82021-05-06 16:44:59 +053060};
61
62&dmsc {
Roger Quadrose58cbb42023-09-29 16:46:43 +030063 bootph-all;
Suman Anna91eda102021-05-13 20:10:57 -050064 k3_sysreset: sysreset-controller {
65 compatible = "ti,sci-sysreset";
Roger Quadrose58cbb42023-09-29 16:46:43 +030066 bootph-all;
Suman Anna91eda102021-05-13 20:10:57 -050067 };
Lokesh Vutla3d10ca82021-05-06 16:44:59 +053068};
69
70&k3_pds {
Roger Quadrose58cbb42023-09-29 16:46:43 +030071 bootph-all;
Lokesh Vutla3d10ca82021-05-06 16:44:59 +053072};
73
74&k3_clks {
Roger Quadrose58cbb42023-09-29 16:46:43 +030075 bootph-all;
Lokesh Vutla3d10ca82021-05-06 16:44:59 +053076};
77
78&k3_reset {
Roger Quadrose58cbb42023-09-29 16:46:43 +030079 bootph-all;
Lokesh Vutla3d10ca82021-05-06 16:44:59 +053080};
81
82&sdhci0 {
Aswath Govindrajua15380e2021-07-26 20:58:03 +053083 status = "disabled";
Roger Quadrose58cbb42023-09-29 16:46:43 +030084 bootph-all;
Lokesh Vutla3d10ca82021-05-06 16:44:59 +053085};
86
87&sdhci1 {
Roger Quadrose58cbb42023-09-29 16:46:43 +030088 bootph-all;
Lokesh Vutla3d10ca82021-05-06 16:44:59 +053089};
90
91&main_mmc1_pins_default {
Roger Quadrose58cbb42023-09-29 16:46:43 +030092 bootph-all;
Lokesh Vutla3d10ca82021-05-06 16:44:59 +053093};
Vignesh Raghavendrac23d7f32021-05-10 20:06:13 +053094
Roger Quadrosc9b17ae2023-09-29 16:46:44 +030095&inta_main_dmss {
96 bootph-all;
97};
98
Roger Quadrosc9b17ae2023-09-29 16:46:44 +030099&mdio1_pins_default {
100 bootph-all;
101};
102
103&cpsw3g_mdio {
104 bootph-all;
105};
106
107&cpsw3g_phy0 {
108 bootph-all;
109};
110
111&cpsw3g_phy1 {
112 bootph-all;
113};
114
115&rgmii1_pins_default {
116 bootph-all;
117};
118
119&rgmii2_pins_default {
120 bootph-all;
121};
122
Vignesh Raghavendrac23d7f32021-05-10 20:06:13 +0530123&cpsw3g {
Roger Quadrose58cbb42023-09-29 16:46:43 +0300124 bootph-all;
Vignesh Raghavendrac23d7f32021-05-10 20:06:13 +0530125
Vignesh Raghavendra14953582021-12-24 12:55:35 +0530126 ethernet-ports {
Roger Quadrose58cbb42023-09-29 16:46:43 +0300127 bootph-all;
Vignesh Raghavendrac23d7f32021-05-10 20:06:13 +0530128 };
129};
130
Roger Quadrosc9b17ae2023-09-29 16:46:44 +0300131&phy_gmii_sel {
132 bootph-all;
133};
134
Vignesh Raghavendrac23d7f32021-05-10 20:06:13 +0530135&cpsw_port2 {
Roger Quadrose58cbb42023-09-29 16:46:43 +0300136 bootph-all;
Vignesh Raghavendra14953582021-12-24 12:55:35 +0530137};
138
Vignesh Raghavendra14953582021-12-24 12:55:35 +0530139&main_bcdma {
Siddharth Vadapallie4f41ae2023-10-28 20:36:03 +0300140 reg = <0x00 0x485c0100 0x00 0x100>,
141 <0x00 0x4c000000 0x00 0x20000>,
142 <0x00 0x4a820000 0x00 0x20000>,
143 <0x00 0x4aa40000 0x00 0x20000>,
144 <0x00 0x4bc00000 0x00 0x100000>,
145 <0x00 0x48600000 0x00 0x8000>,
146 <0x00 0x484a4000 0x00 0x2000>,
147 <0x00 0x484c2000 0x00 0x2000>;
148 reg-names = "gcfg", "bchanrt", "rchanrt", "tchanrt", "ringrt",
149 "cfg", "tchan", "rchan";
Roger Quadrose58cbb42023-09-29 16:46:43 +0300150 bootph-all;
Vignesh Raghavendra14953582021-12-24 12:55:35 +0530151};
152
153&main_pktdma {
Siddharth Vadapallie4f41ae2023-10-28 20:36:03 +0300154 reg = <0x00 0x485c0000 0x00 0x100>,
155 <0x00 0x4a800000 0x00 0x20000>,
156 <0x00 0x4aa00000 0x00 0x40000>,
157 <0x00 0x4b800000 0x00 0x400000>,
158 <0x00 0x485e0000 0x00 0x20000>,
159 <0x00 0x484a0000 0x00 0x4000>,
160 <0x00 0x484c0000 0x00 0x2000>,
161 <0x00 0x48430000 0x00 0x4000>;
162 reg-names = "gcfg", "rchanrt", "tchanrt", "ringrt", "cfg",
163 "tchan", "rchan", "rflow";
Roger Quadrose58cbb42023-09-29 16:46:43 +0300164 bootph-all;
Vignesh Raghavendra14953582021-12-24 12:55:35 +0530165};
166
167&rgmii1_pins_default {
Roger Quadrose58cbb42023-09-29 16:46:43 +0300168 bootph-all;
Vignesh Raghavendra14953582021-12-24 12:55:35 +0530169};
170
171&rgmii2_pins_default {
Roger Quadrose58cbb42023-09-29 16:46:43 +0300172 bootph-all;
Vignesh Raghavendra14953582021-12-24 12:55:35 +0530173};
174
175&mdio1_pins_default {
Roger Quadrose58cbb42023-09-29 16:46:43 +0300176 bootph-all;
Vignesh Raghavendra14953582021-12-24 12:55:35 +0530177};
178
Vignesh Raghavendra14953582021-12-24 12:55:35 +0530179&cpsw3g_phy1 {
Roger Quadrose58cbb42023-09-29 16:46:43 +0300180 bootph-all;
Vignesh Raghavendrac23d7f32021-05-10 20:06:13 +0530181};
Kishon Vijay Abraham I35c392c2021-10-20 21:09:12 +0530182
183&main_usb0_pins_default {
Roger Quadrose58cbb42023-09-29 16:46:43 +0300184 bootph-all;
Kishon Vijay Abraham I35c392c2021-10-20 21:09:12 +0530185};
186
Roger Quadros672caea2024-01-31 15:33:48 +0200187&serdes_ln_ctrl {
188 bootph-all;
189};
190
Kishon Vijay Abraham I35c392c2021-10-20 21:09:12 +0530191&usbss0 {
Roger Quadrose58cbb42023-09-29 16:46:43 +0300192 bootph-all;
Kishon Vijay Abraham I35c392c2021-10-20 21:09:12 +0530193};
194
195&usb0 {
Roger Quadrose58cbb42023-09-29 16:46:43 +0300196 bootph-all;
Kishon Vijay Abraham I35c392c2021-10-20 21:09:12 +0530197};
198
199&serdes_wiz0 {
Roger Quadrose58cbb42023-09-29 16:46:43 +0300200 bootph-all;
Kishon Vijay Abraham I35c392c2021-10-20 21:09:12 +0530201};
202
203&serdes0_usb_link {
Roger Quadrose58cbb42023-09-29 16:46:43 +0300204 bootph-all;
Kishon Vijay Abraham I35c392c2021-10-20 21:09:12 +0530205};
206
207&serdes0 {
Roger Quadrose58cbb42023-09-29 16:46:43 +0300208 bootph-all;
Kishon Vijay Abraham I35c392c2021-10-20 21:09:12 +0530209};
210
211&serdes_refclk {
Roger Quadrose58cbb42023-09-29 16:46:43 +0300212 bootph-all;
Kishon Vijay Abraham I35c392c2021-10-20 21:09:12 +0530213};