blob: 374fc6d5ab0149649d41825618a5bf37491c7de4 [file] [log] [blame]
wdenk0157ced2002-10-21 17:04:47 +00001/*
Wolfgang Denkf710efd2010-07-24 20:22:02 +02002 * (C) Copyright 2002-2010
wdenk0157ced2002-10-21 17:04:47 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#ifndef __ASM_GBL_DATA_H
25#define __ASM_GBL_DATA_H
Eran Liberty9095d4a2005-07-28 10:08:46 -050026
Peter Tyserbe34d1d2009-09-21 11:20:37 -050027#include "config.h"
Eran Liberty9095d4a2005-07-28 10:08:46 -050028#include "asm/types.h"
29
wdenk0157ced2002-10-21 17:04:47 +000030/*
31 * The following data structure is placed in some memory wich is
32 * available very early after boot (like DPRAM on MPC8xx/MPC82xx, or
33 * some locked parts of the data cache) to allow for a minimum set of
34 * global variables during system initialization (until we have set
35 * up the memory controller so that we can use RAM).
wdenk0157ced2002-10-21 17:04:47 +000036 */
37
38typedef struct global_data {
39 bd_t *bd;
40 unsigned long flags;
Simon Glass3a7de0b2012-10-12 14:21:14 +000041 unsigned int baudrate;
Bryan O'Donoghue86c8d742008-02-17 22:57:47 +000042 unsigned long cpu_clk; /* CPU clock in Hz! */
wdenk0157ced2002-10-21 17:04:47 +000043 unsigned long bus_clk;
Bryan O'Donoghue86c8d742008-02-17 22:57:47 +000044#if defined(CONFIG_8xx)
45 unsigned long brg_clk;
46#endif
Jon Loeligerf5ad3782005-07-23 10:37:35 -050047#if defined(CONFIG_CPM2)
wdenk0157ced2002-10-21 17:04:47 +000048 /* There are many clocks on the MPC8260 - see page 9-5 */
49 unsigned long vco_out;
50 unsigned long cpm_clk;
51 unsigned long scc_clk;
52 unsigned long brg_clk;
Stefan Roese37628252008-08-06 14:05:38 +020053#ifdef CONFIG_PCI
54 unsigned long pci_clk;
55#endif
wdenk0157ced2002-10-21 17:04:47 +000056#endif
roy zangd136d662006-11-02 18:49:51 +080057 unsigned long mem_clk;
Peter Tyser62e73982009-05-22 17:23:24 -050058#if defined(CONFIG_MPC83xx)
Eran Liberty9095d4a2005-07-28 10:08:46 -050059 /* There are other clocks in the MPC83XX */
60 u32 csb_clk;
Ilya Yanoka3e5fd52010-06-28 16:44:33 +040061#if defined(CONFIG_MPC8308) || defined(CONFIG_MPC831x) || \
62 defined(CONFIG_MPC834x) || defined(CONFIG_MPC837x)
Eran Liberty9095d4a2005-07-28 10:08:46 -050063 u32 tsec1_clk;
64 u32 tsec2_clk;
Eran Liberty9095d4a2005-07-28 10:08:46 -050065 u32 usbdr_clk;
Scott Woodbeb638a2007-04-16 14:34:18 -050066#endif
Peter Tyser72f2d392009-05-22 17:23:25 -050067#if defined (CONFIG_MPC834x)
Scott Woodbeb638a2007-04-16 14:34:18 -050068 u32 usbmph_clk;
Peter Tyser72f2d392009-05-22 17:23:25 -050069#endif /* CONFIG_MPC834x */
Dave Liu0ce4fef2008-01-10 23:04:13 +080070#if defined(CONFIG_MPC8315)
Dave Liue0cfec82007-09-18 12:36:58 +080071 u32 tdm_clk;
72#endif
Dave Liua46daea2006-11-03 19:33:44 -060073 u32 core_clk;
Eran Liberty9095d4a2005-07-28 10:08:46 -050074 u32 enc_clk;
75 u32 lbiu_clk;
76 u32 lclk_clk;
Rafal Jaworowski384da5e2005-10-17 02:39:53 +020077 u32 pci_clk;
Ilya Yanoka3e5fd52010-06-28 16:44:33 +040078#if defined(CONFIG_MPC8308) || defined(CONFIG_MPC831x) || \
79 defined(CONFIG_MPC837x)
Dave Liu5245ff52007-09-18 12:36:11 +080080 u32 pciexp1_clk;
81 u32 pciexp2_clk;
Dave Liue0cfec82007-09-18 12:36:58 +080082#endif
Peter Tyser72f2d392009-05-22 17:23:25 -050083#if defined(CONFIG_MPC837x) || defined(CONFIG_MPC8315)
Dave Liu5245ff52007-09-18 12:36:11 +080084 u32 sata_clk;
85#endif
Andy Flemingee0e9172007-08-14 00:14:25 -050086#if defined(CONFIG_MPC8360)
Kim Phillipsc02cf1e2008-03-28 10:18:40 -050087 u32 mem_sec_clk;
Andy Flemingee0e9172007-08-14 00:14:25 -050088#endif /* CONFIG_MPC8360 */
89#endif
Poonam Aggrwal987862c2009-08-05 13:29:24 +053090#if defined(CONFIG_FSL_ESDHC)
Kumar Galacd777282008-08-12 11:14:19 -050091 u32 sdhc_clk;
92#endif
Trent Piepho0b691fc2008-12-03 15:16:37 -080093#if defined(CONFIG_MPC85xx) || defined(CONFIG_MPC86xx)
94 u32 lbc_clk;
Poonam Aggrwal4baef822009-07-31 12:08:14 +053095 void *cpu;
Trent Piepho0b691fc2008-12-03 15:16:37 -080096#endif /* CONFIG_MPC85xx || CONFIG_MPC86xx */
Peter Tyser62e73982009-05-22 17:23:24 -050097#if defined(CONFIG_MPC83xx) || defined(CONFIG_MPC85xx) || defined(CONFIG_MPC86xx)
Timur Tabic1499f482008-01-09 14:35:26 -060098 u32 i2c1_clk;
99 u32 i2c2_clk;
100#endif
Dave Liua46daea2006-11-03 19:33:44 -0600101#if defined(CONFIG_QE)
102 u32 qe_clk;
103 u32 brg_clk;
Dave Liue732e9c2006-11-03 12:11:15 -0600104 uint mp_alloc_base;
105 uint mp_alloc_top;
Dave Liua46daea2006-11-03 19:33:44 -0600106#endif /* CONFIG_QE */
Kumar Gala75639e02008-06-11 00:44:10 -0500107#if defined(CONFIG_FSL_LAW)
108 u32 used_laws;
109#endif
Kumar Gala42f99182009-11-12 10:26:16 -0600110#if defined(CONFIG_E500)
111 u32 used_tlb_cams[(CONFIG_SYS_NUM_TLBCAMS+31)/32];
112#endif
wdenkbe9c1cb2004-02-24 02:00:03 +0000113#if defined(CONFIG_MPC5xxx)
wdenk21136db2003-07-16 21:53:01 +0000114 unsigned long ipb_clk;
115 unsigned long pci_clk;
116#endif
Rafal Jaworowskid3a02c32007-07-27 14:43:59 +0200117#if defined(CONFIG_MPC512X)
Grzegorz Bernacki21305af2008-01-11 12:03:43 +0100118 u32 ips_clk;
Rafal Jaworowskid3a02c32007-07-27 14:43:59 +0200119 u32 csb_clk;
John Rigbyd1228c92008-02-26 09:38:14 -0700120 u32 pci_clk;
Rafal Jaworowskid3a02c32007-07-27 14:43:59 +0200121#endif /* CONFIG_MPC512X */
wdenk337f5652004-10-28 00:09:35 +0000122#if defined(CONFIG_MPC8220)
123 unsigned long bExtUart;
124 unsigned long inp_clk;
125 unsigned long pci_clk;
126 unsigned long vco_clk;
127 unsigned long pev_clk;
128 unsigned long flb_clk;
129#endif
Becky Brucea36601e2008-06-09 20:37:16 -0500130 phys_size_t ram_size; /* RAM size */
wdenk0157ced2002-10-21 17:04:47 +0000131 unsigned long reset_status; /* reset status register at boot */
Peter Tyser62e73982009-05-22 17:23:24 -0500132#if defined(CONFIG_MPC83xx)
Nick Spence56fd3c22008-08-28 14:09:19 -0700133 unsigned long arbiter_event_attributes;
134 unsigned long arbiter_event_address;
135#endif
wdenk0157ced2002-10-21 17:04:47 +0000136 unsigned long env_addr; /* Address of Environment struct */
137 unsigned long env_valid; /* Checksum of Environment valid? */
138 unsigned long have_console; /* serial_init() was called */
Graeme Russ3c28f482011-09-01 00:48:27 +0000139#ifdef CONFIG_PRE_CONSOLE_BUFFER
140 unsigned long precon_buf_idx; /* Pre-Console buffer index */
141#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200142#if defined(CONFIG_SYS_ALLOC_DPRAM) || defined(CONFIG_CPM2)
wdenk0157ced2002-10-21 17:04:47 +0000143 unsigned int dp_alloc_base;
144 unsigned int dp_alloc_top;
145#endif
Stefan Roese19b77f42007-10-23 11:31:05 +0200146#if defined(CONFIG_4xx)
147 u32 uart_clk;
148#endif /* CONFIG_4xx */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200149#if defined(CONFIG_SYS_GT_6426x)
wdenk0157ced2002-10-21 17:04:47 +0000150 unsigned int mirror_hack[16];
151#endif
wdenke0c812a2005-04-03 15:51:42 +0000152#if defined(CONFIG_A3000) || \
153 defined(CONFIG_HIDDEN_DRAGON) || \
154 defined(CONFIG_MUSENKI) || \
155 defined(CONFIG_SANDPOINT)
wdenk0157ced2002-10-21 17:04:47 +0000156 void * console_addr;
157#endif
wdenk452cfd62002-11-19 11:04:11 +0000158 unsigned long relocaddr; /* Start address of U-Boot in RAM */
wdenk0157ced2002-10-21 17:04:47 +0000159#if defined(CONFIG_LCD) || defined(CONFIG_VIDEO)
160 unsigned long fb_base; /* Base address of framebuffer memory */
161#endif
wdenk3aaa67a2003-07-15 21:50:34 +0000162#if defined(CONFIG_POST) || defined(CONFIG_LOGBUFFER)
wdenk9dfa8d12002-12-08 09:53:23 +0000163 unsigned long post_log_word; /* Record POST activities */
Valentin Longchampb9181732011-08-03 02:37:01 +0000164 unsigned long post_log_res; /* success of POST test */
wdenkc08f1582003-04-27 22:52:51 +0000165 unsigned long post_init_f_time; /* When post_init_f started */
wdenk9dfa8d12002-12-08 09:53:23 +0000166#endif
wdenk0157ced2002-10-21 17:04:47 +0000167#ifdef CONFIG_BOARD_TYPES
168 unsigned long board_type;
169#endif
wdenkc08f1582003-04-27 22:52:51 +0000170#ifdef CONFIG_MODEM_SUPPORT
171 unsigned long do_mdm_init;
172 unsigned long be_quiet;
173#endif
Stefan Roesef55a22c2007-08-21 16:27:57 +0200174#if defined(CONFIG_LWMON) || defined(CONFIG_LWMON5)
wdenkc08f1582003-04-27 22:52:51 +0000175 unsigned long kbd_status;
wdenk57b2d802003-06-27 21:31:46 +0000176#endif
Dirk Eibach81b37932011-01-21 09:31:21 +0100177#ifdef CONFIG_SYS_FPGA_COUNT
178 unsigned fpga_state[CONFIG_SYS_FPGA_COUNT];
179#endif
Yuri Tikhonov89a4b702008-04-06 19:19:14 +0200180#if defined(CONFIG_WD_MAX_RATE)
181 unsigned long long wdt_last; /* trace watch-dog triggering rate */
182#endif
wdenk874ac262003-07-24 23:38:38 +0000183 void **jt; /* jump table */
Wolfgang Denkf710efd2010-07-24 20:22:02 +0200184 char env_buf[32]; /* buffer for getenv() before reloc. */
wdenk0157ced2002-10-21 17:04:47 +0000185} gd_t;
186
Mike Frysinger211c2102012-03-18 14:31:24 +0000187#include <asm-generic/global_data_flags.h>
wdenk0157ced2002-10-21 17:04:47 +0000188
189#if 1
Wolfgang Denk69c09642008-02-14 22:43:22 +0100190#define DECLARE_GLOBAL_DATA_PTR register volatile gd_t *gd asm ("r2")
wdenk0157ced2002-10-21 17:04:47 +0000191#else /* We could use plain global data, but the resulting code is bigger */
192#define XTRN_DECLARE_GLOBAL_DATA_PTR extern
193#define DECLARE_GLOBAL_DATA_PTR XTRN_DECLARE_GLOBAL_DATA_PTR \
194 gd_t *gd
195#endif
196
197#endif /* __ASM_GBL_DATA_H */