blob: aade097fa4edcd88e9701e133ab49dccc12625fd [file] [log] [blame]
wdenk0157ced2002-10-21 17:04:47 +00001/*
2 * (C) Copyright 2002
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#ifndef __ASM_GBL_DATA_H
25#define __ASM_GBL_DATA_H
Eran Liberty9095d4a2005-07-28 10:08:46 -050026
27#include "asm/types.h"
28
wdenk0157ced2002-10-21 17:04:47 +000029/*
30 * The following data structure is placed in some memory wich is
31 * available very early after boot (like DPRAM on MPC8xx/MPC82xx, or
32 * some locked parts of the data cache) to allow for a minimum set of
33 * global variables during system initialization (until we have set
34 * up the memory controller so that we can use RAM).
35 *
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020036 * Keep it *SMALL* and remember to set CONFIG_SYS_GBL_DATA_SIZE > sizeof(gd_t)
wdenk0157ced2002-10-21 17:04:47 +000037 */
38
39typedef struct global_data {
40 bd_t *bd;
41 unsigned long flags;
42 unsigned long baudrate;
Bryan O'Donoghue86c8d742008-02-17 22:57:47 +000043 unsigned long cpu_clk; /* CPU clock in Hz! */
wdenk0157ced2002-10-21 17:04:47 +000044 unsigned long bus_clk;
Bryan O'Donoghue86c8d742008-02-17 22:57:47 +000045#if defined(CONFIG_8xx)
46 unsigned long brg_clk;
47#endif
Jon Loeligerf5ad3782005-07-23 10:37:35 -050048#if defined(CONFIG_CPM2)
wdenk0157ced2002-10-21 17:04:47 +000049 /* There are many clocks on the MPC8260 - see page 9-5 */
50 unsigned long vco_out;
51 unsigned long cpm_clk;
52 unsigned long scc_clk;
53 unsigned long brg_clk;
Stefan Roese37628252008-08-06 14:05:38 +020054#ifdef CONFIG_PCI
55 unsigned long pci_clk;
56#endif
wdenk0157ced2002-10-21 17:04:47 +000057#endif
roy zangd136d662006-11-02 18:49:51 +080058 unsigned long mem_clk;
Eran Liberty9095d4a2005-07-28 10:08:46 -050059#if defined(CONFIG_MPC83XX)
60 /* There are other clocks in the MPC83XX */
61 u32 csb_clk;
Dave Liu5245ff52007-09-18 12:36:11 +080062#if defined(CONFIG_MPC834X) || defined(CONFIG_MPC831X) || defined(CONFIG_MPC837X)
Eran Liberty9095d4a2005-07-28 10:08:46 -050063 u32 tsec1_clk;
64 u32 tsec2_clk;
Eran Liberty9095d4a2005-07-28 10:08:46 -050065 u32 usbdr_clk;
Scott Woodbeb638a2007-04-16 14:34:18 -050066#endif
67#if defined (CONFIG_MPC834X)
68 u32 usbmph_clk;
Kumar Galab7870e72007-01-30 14:08:30 -060069#endif /* CONFIG_MPC834X */
Dave Liu0ce4fef2008-01-10 23:04:13 +080070#if defined(CONFIG_MPC8315)
Dave Liue0cfec82007-09-18 12:36:58 +080071 u32 tdm_clk;
72#endif
Dave Liua46daea2006-11-03 19:33:44 -060073 u32 core_clk;
Eran Liberty9095d4a2005-07-28 10:08:46 -050074 u32 enc_clk;
75 u32 lbiu_clk;
76 u32 lclk_clk;
Rafal Jaworowski384da5e2005-10-17 02:39:53 +020077 u32 pci_clk;
Dave Liu5245ff52007-09-18 12:36:11 +080078#if defined(CONFIG_MPC837X)
79 u32 pciexp1_clk;
80 u32 pciexp2_clk;
Dave Liue0cfec82007-09-18 12:36:58 +080081#endif
82#if defined(CONFIG_MPC837X) || defined(CONFIG_MPC8315)
Dave Liu5245ff52007-09-18 12:36:11 +080083 u32 sata_clk;
84#endif
Andy Flemingee0e9172007-08-14 00:14:25 -050085#if defined(CONFIG_MPC8360)
Kim Phillipsc02cf1e2008-03-28 10:18:40 -050086 u32 mem_sec_clk;
Andy Flemingee0e9172007-08-14 00:14:25 -050087#endif /* CONFIG_MPC8360 */
88#endif
Kumar Galacd777282008-08-12 11:14:19 -050089#if defined(CONFIG_MPC837X) || defined(CONFIG_MPC8536)
90 u32 sdhc_clk;
91#endif
Timur Tabic1499f482008-01-09 14:35:26 -060092#if defined(CONFIG_MPC83XX) || defined(CONFIG_MPC85xx) || defined(CONFIG_MPC86xx)
93 u32 i2c1_clk;
94 u32 i2c2_clk;
95#endif
Dave Liua46daea2006-11-03 19:33:44 -060096#if defined(CONFIG_QE)
97 u32 qe_clk;
98 u32 brg_clk;
Dave Liue732e9c2006-11-03 12:11:15 -060099 uint mp_alloc_base;
100 uint mp_alloc_top;
Dave Liua46daea2006-11-03 19:33:44 -0600101#endif /* CONFIG_QE */
Kumar Gala75639e02008-06-11 00:44:10 -0500102#if defined(CONFIG_FSL_LAW)
103 u32 used_laws;
104#endif
wdenkbe9c1cb2004-02-24 02:00:03 +0000105#if defined(CONFIG_MPC5xxx)
wdenk21136db2003-07-16 21:53:01 +0000106 unsigned long ipb_clk;
107 unsigned long pci_clk;
108#endif
Rafal Jaworowskid3a02c32007-07-27 14:43:59 +0200109#if defined(CONFIG_MPC512X)
Grzegorz Bernacki21305af2008-01-11 12:03:43 +0100110 u32 ips_clk;
Rafal Jaworowskid3a02c32007-07-27 14:43:59 +0200111 u32 csb_clk;
John Rigbyd1228c92008-02-26 09:38:14 -0700112 u32 pci_clk;
Rafal Jaworowskid3a02c32007-07-27 14:43:59 +0200113#endif /* CONFIG_MPC512X */
wdenk337f5652004-10-28 00:09:35 +0000114#if defined(CONFIG_MPC8220)
115 unsigned long bExtUart;
116 unsigned long inp_clk;
117 unsigned long pci_clk;
118 unsigned long vco_clk;
119 unsigned long pev_clk;
120 unsigned long flb_clk;
121#endif
Becky Brucea36601e2008-06-09 20:37:16 -0500122 phys_size_t ram_size; /* RAM size */
wdenk0157ced2002-10-21 17:04:47 +0000123 unsigned long reloc_off; /* Relocation Offset */
124 unsigned long reset_status; /* reset status register at boot */
Nick Spence56fd3c22008-08-28 14:09:19 -0700125#if defined(CONFIG_MPC83XX)
126 unsigned long arbiter_event_attributes;
127 unsigned long arbiter_event_address;
128#endif
wdenk0157ced2002-10-21 17:04:47 +0000129 unsigned long env_addr; /* Address of Environment struct */
130 unsigned long env_valid; /* Checksum of Environment valid? */
131 unsigned long have_console; /* serial_init() was called */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200132#if defined(CONFIG_SYS_ALLOC_DPRAM) || defined(CONFIG_CPM2)
wdenk0157ced2002-10-21 17:04:47 +0000133 unsigned int dp_alloc_base;
134 unsigned int dp_alloc_top;
135#endif
Stefan Roese19b77f42007-10-23 11:31:05 +0200136#if defined(CONFIG_4xx)
137 u32 uart_clk;
138#endif /* CONFIG_4xx */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200139#if defined(CONFIG_SYS_GT_6426x)
wdenk0157ced2002-10-21 17:04:47 +0000140 unsigned int mirror_hack[16];
141#endif
wdenke0c812a2005-04-03 15:51:42 +0000142#if defined(CONFIG_A3000) || \
143 defined(CONFIG_HIDDEN_DRAGON) || \
144 defined(CONFIG_MUSENKI) || \
145 defined(CONFIG_SANDPOINT)
wdenk0157ced2002-10-21 17:04:47 +0000146 void * console_addr;
147#endif
wdenk452cfd62002-11-19 11:04:11 +0000148#ifdef CONFIG_AMIGAONEG3SE
149 unsigned long relocaddr; /* Start address of U-Boot in RAM */
150#endif
wdenk0157ced2002-10-21 17:04:47 +0000151#if defined(CONFIG_LCD) || defined(CONFIG_VIDEO)
152 unsigned long fb_base; /* Base address of framebuffer memory */
153#endif
wdenk3aaa67a2003-07-15 21:50:34 +0000154#if defined(CONFIG_POST) || defined(CONFIG_LOGBUFFER)
wdenk9dfa8d12002-12-08 09:53:23 +0000155 unsigned long post_log_word; /* Record POST activities */
wdenkc08f1582003-04-27 22:52:51 +0000156 unsigned long post_init_f_time; /* When post_init_f started */
wdenk9dfa8d12002-12-08 09:53:23 +0000157#endif
wdenk0157ced2002-10-21 17:04:47 +0000158#ifdef CONFIG_BOARD_TYPES
159 unsigned long board_type;
160#endif
wdenkc08f1582003-04-27 22:52:51 +0000161#ifdef CONFIG_MODEM_SUPPORT
162 unsigned long do_mdm_init;
163 unsigned long be_quiet;
164#endif
Stefan Roesef55a22c2007-08-21 16:27:57 +0200165#if defined(CONFIG_LWMON) || defined(CONFIG_LWMON5)
wdenkc08f1582003-04-27 22:52:51 +0000166 unsigned long kbd_status;
wdenk57b2d802003-06-27 21:31:46 +0000167#endif
Yuri Tikhonov89a4b702008-04-06 19:19:14 +0200168#if defined(CONFIG_WD_MAX_RATE)
169 unsigned long long wdt_last; /* trace watch-dog triggering rate */
170#endif
wdenk874ac262003-07-24 23:38:38 +0000171 void **jt; /* jump table */
wdenk0157ced2002-10-21 17:04:47 +0000172} gd_t;
173
174/*
175 * Global Data Flags
176 */
177#define GD_FLG_RELOC 0x00001 /* Code was relocated to RAM */
178#define GD_FLG_DEVINIT 0x00002 /* Devices have been initialized */
wdenk808532a2003-10-10 10:05:42 +0000179#define GD_FLG_SILENT 0x00004 /* Silent mode */
Yuri Tikhonovd773efb2008-02-04 14:11:03 +0100180#define GD_FLG_POSTFAIL 0x00008 /* Critical POST test failed */
Yuri Tikhonovbc439b02008-05-08 15:45:26 +0200181#define GD_FLG_POSTSTOP 0x00010 /* POST seqeunce aborted */
Yuri Tikhonov35d81ce2008-05-08 15:46:42 +0200182#define GD_FLG_LOGINIT 0x00020 /* Log Buffer has been initialized */
Mark Jackson5de56212008-08-25 19:21:30 +0100183#define GD_FLG_DISABLE_CONSOLE 0x00040 /* Disable console (in & out) */
wdenk0157ced2002-10-21 17:04:47 +0000184
185#if 1
Wolfgang Denk69c09642008-02-14 22:43:22 +0100186#define DECLARE_GLOBAL_DATA_PTR register volatile gd_t *gd asm ("r2")
wdenk0157ced2002-10-21 17:04:47 +0000187#else /* We could use plain global data, but the resulting code is bigger */
188#define XTRN_DECLARE_GLOBAL_DATA_PTR extern
189#define DECLARE_GLOBAL_DATA_PTR XTRN_DECLARE_GLOBAL_DATA_PTR \
190 gd_t *gd
191#endif
192
193#endif /* __ASM_GBL_DATA_H */