blob: 64f55f50c78d2adc766cabd78cef806962058c93 [file] [log] [blame]
Mike Frysinger66c4cf42008-02-04 19:26:55 -05001/* DO NOT EDIT THIS FILE
2 * Automatically generated by generate-def-headers.xsl
3 * DO NOT EDIT THIS FILE
4 */
5
6#ifndef __BFIN_DEF_ADSP_BF532_proc__
7#define __BFIN_DEF_ADSP_BF532_proc__
8
Mike Frysingere6ca6fb2010-07-26 01:06:37 -04009#include "BF531_def.h"
Mike Frysinger66c4cf42008-02-04 19:26:55 -050010
Mike Frysingere6ca6fb2010-07-26 01:06:37 -040011#ifndef __BFIN_DEF_ADSP_BF533_proc__
Mike Frysinger66c4cf42008-02-04 19:26:55 -050012#define L1_INST_SRAM 0xFFA08000 /* 0xFFA08000 -> 0xFFA0BFFF Instruction Bank A SRAM */
13#define L1_INST_SRAM_SIZE (0xFFA0BFFF - 0xFFA08000 + 1)
14#define L1_INST_SRAM_END (L1_INST_SRAM + L1_INST_SRAM_SIZE)
Mike Frysingere6ca6fb2010-07-26 01:06:37 -040015#endif
Mike Frysinger66c4cf42008-02-04 19:26:55 -050016
17#endif /* __BFIN_DEF_ADSP_BF532_proc__ */