| Mike Frysinger | 66c4cf4 | 2008-02-04 19:26:55 -0500 | [diff] [blame] | 1 | /* DO NOT EDIT THIS FILE |
| 2 | * Automatically generated by generate-def-headers.xsl |
| 3 | * DO NOT EDIT THIS FILE |
| 4 | */ |
| 5 | |
| 6 | #ifndef __BFIN_DEF_ADSP_BF532_proc__ |
| 7 | #define __BFIN_DEF_ADSP_BF532_proc__ |
| 8 | |
| Mike Frysinger | e6ca6fb | 2010-07-26 01:06:37 -0400 | [diff] [blame^] | 9 | #include "BF531_def.h" |
| Mike Frysinger | 66c4cf4 | 2008-02-04 19:26:55 -0500 | [diff] [blame] | 10 | |
| Mike Frysinger | e6ca6fb | 2010-07-26 01:06:37 -0400 | [diff] [blame^] | 11 | #ifndef __BFIN_DEF_ADSP_BF533_proc__ |
| Mike Frysinger | 66c4cf4 | 2008-02-04 19:26:55 -0500 | [diff] [blame] | 12 | #define L1_INST_SRAM 0xFFA08000 /* 0xFFA08000 -> 0xFFA0BFFF Instruction Bank A SRAM */ |
| 13 | #define L1_INST_SRAM_SIZE (0xFFA0BFFF - 0xFFA08000 + 1) |
| 14 | #define L1_INST_SRAM_END (L1_INST_SRAM + L1_INST_SRAM_SIZE) |
| 15 | #define L1_SRAM_SCRATCH 0xFFB00000 /* 0xFFB00000 -> 0xFFB00FFF Scratchpad SRAM */ |
| 16 | #define L1_SRAM_SCRATCH_SIZE (0xFFB00FFF - 0xFFB00000 + 1) |
| 17 | #define L1_SRAM_SCRATCH_END (L1_SRAM_SCRATCH + L1_SRAM_SCRATCH_SIZE) |
| 18 | #define SYSMMR_BASE 0xFFC00000 /* 0xFFC00000 -> 0xFFFFFFFF MMR registers */ |
| 19 | #define SYSMMR_BASE_SIZE (0xFFFFFFFF - 0xFFC00000 + 1) |
| 20 | #define SYSMMR_BASE_END (SYSMMR_BASE + SYSMMR_BASE_SIZE) |
| Mike Frysinger | e6ca6fb | 2010-07-26 01:06:37 -0400 | [diff] [blame^] | 21 | #endif |
| Mike Frysinger | 66c4cf4 | 2008-02-04 19:26:55 -0500 | [diff] [blame] | 22 | |
| 23 | #endif /* __BFIN_DEF_ADSP_BF532_proc__ */ |