blob: 3f6db0ec3fa13c9393d94b3f4ebe580f51ee5b3d [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Marek Vasutad43cd32017-07-21 23:15:21 +02002/*
3 * board/renesas/ulcb/ulcb.c
4 * This file is ULCB board support.
5 *
6 * Copyright (C) 2017 Renesas Electronics Corporation
Marek Vasutad43cd32017-07-21 23:15:21 +02007 */
8
Marek Vasutad43cd32017-07-21 23:15:21 +02009#include <asm/io.h>
Marek Vasutad43cd32017-07-21 23:15:21 +020010#include <asm/arch/rcar-mstp.h>
Marek Vasutb3d2ecb2025-01-29 18:04:32 +010011#include <asm/arch/renesas.h>
12#include <init.h>
Marek Vasutad43cd32017-07-21 23:15:21 +020013
Marek Vasutcea5c8f2017-09-12 19:07:22 +020014#define HSUSB_MSTP704 BIT(4) /* HSUSB */
Marek Vasutad43cd32017-07-21 23:15:21 +020015
Marek Vasutad43cd32017-07-21 23:15:21 +020016int board_early_init_f(void)
17{
Marek Vasutad43cd32017-07-21 23:15:21 +020018 return 0;
19}
20
Marek Vasutcea5c8f2017-09-12 19:07:22 +020021/* HSUSB block registers */
22#define HSUSB_REG_LPSTS 0xE6590102
23#define HSUSB_REG_LPSTS_SUSPM_NORMAL BIT(14)
24#define HSUSB_REG_UGCTRL2 0xE6590184
25#define HSUSB_REG_UGCTRL2_USB0SEL 0x30
26#define HSUSB_REG_UGCTRL2_USB0SEL_EHCI 0x10
27
Marek Vasutad43cd32017-07-21 23:15:21 +020028int board_init(void)
29{
Marek Vasutad43cd32017-07-21 23:15:21 +020030 /* USB1 pull-up */
31 setbits_le32(PFC_PUEN6, PUEN_USB1_OVC | PUEN_USB1_PWEN);
32
Marek Vasutcea5c8f2017-09-12 19:07:22 +020033 /* Configure the HSUSB block */
Hiroyuki Yokoyama7e172912018-09-26 16:00:09 +090034 mstp_clrbits_le32(SMSTPCR7, SMSTPCR7, HSUSB_MSTP704);
Marek Vasutcea5c8f2017-09-12 19:07:22 +020035 /* Choice USB0SEL */
36 clrsetbits_le32(HSUSB_REG_UGCTRL2, HSUSB_REG_UGCTRL2_USB0SEL,
37 HSUSB_REG_UGCTRL2_USB0SEL_EHCI);
38 /* low power status */
39 setbits_le16(HSUSB_REG_LPSTS, HSUSB_REG_LPSTS_SUSPM_NORMAL);
40
Marek Vasut7cf1c7f2017-08-20 17:13:48 +020041 return 0;
Marek Vasutad43cd32017-07-21 23:15:21 +020042}
Marek Vasutad43cd32017-07-21 23:15:21 +020043
Marek Vasut4726f062018-12-04 01:44:34 +010044#ifdef CONFIG_MULTI_DTB_FIT
45int board_fit_config_name_match(const char *name)
46{
47 /* PRR driver is not available yet */
Marek Vasut30fe98e2024-02-27 17:05:45 +010048 u32 cpu_type = renesas_get_cpu_type();
Marek Vasut4726f062018-12-04 01:44:34 +010049
Marek Vasutf9726612024-02-27 17:05:47 +010050 if ((cpu_type == RENESAS_CPU_TYPE_R8A7795) &&
Marek Vasutaf667542024-03-18 15:59:37 +010051 !strcmp(name, "r8a77951-ulcb"))
Marek Vasut4726f062018-12-04 01:44:34 +010052 return 0;
53
Marek Vasutf9726612024-02-27 17:05:47 +010054 if ((cpu_type == RENESAS_CPU_TYPE_R8A7796) &&
Marek Vasute789aeb2024-03-17 07:23:38 +010055 !strcmp(name, "r8a77960-ulcb"))
Marek Vasut4726f062018-12-04 01:44:34 +010056 return 0;
57
Marek Vasutf9726612024-02-27 17:05:47 +010058 if ((cpu_type == RENESAS_CPU_TYPE_R8A77965) &&
Marek Vasute789aeb2024-03-17 07:23:38 +010059 !strcmp(name, "r8a77965-ulcb"))
Marek Vasut5d611db2019-03-04 12:34:50 +010060 return 0;
61
Marek Vasut4726f062018-12-04 01:44:34 +010062 return -1;
63}
64#endif