Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / afba411d9d5fcc10d128f8388f706284c6f8ba3b / . / drivers / ddr / fsl / Kconfig
blob: 6a29b23bab7e530c65f5a5e877b5e590eba6d3a0 [file] [log] [blame]
York Sund297d392016-12-28 08:43:40 -0800[diff] [blame]1config SYS_FSL_DDR
2 bool
3 help
4 Select Freescale General DDR driver, shared between most Freescale
Tom Rinie5404982021-05-14 21:34:26 -0400[diff] [blame]5 PowerPC- based SoCs (such as mpc83xx, mpc85xx and ARM- based
6 Layerscape SoCs (such as ls2080a).
York Sund297d392016-12-28 08:43:40 -0800[diff] [blame]7
8config SYS_FSL_MMDC
9 bool
10 help
11 Select Freescale Multi Mode DDR controller (MMDC).
12
Tom Rini44b027d2022-06-15 12:03:47 -0400[diff] [blame]13config SYS_FSL_DDR_EMU
14 bool
15 help
16 Specify emulator support for DDR. Some DDR features such as deskew
17 training are not available.
18
Tom Rini468c2d52021-08-21 13:50:18 -0400[diff] [blame]19if SYS_FSL_DDR || SYS_FSL_MMDC
20
York Sund297d392016-12-28 08:43:40 -0800[diff] [blame]21config SYS_FSL_DDR_BE
22 bool
23 help
24 Access DDR registers in big-endian
25
26config SYS_FSL_DDR_LE
27 bool
28 help
29 Access DDR registers in little-endian
30
Rajesh Bhagatba2414f2019-02-01 05:22:01 +0000[diff] [blame]31config FSL_DDR_BIST
32 bool
33
34config FSL_DDR_INTERACTIVE
35 bool
36
37config FSL_DDR_SYNC_REFRESH
38 bool
39
40config FSL_DDR_FIRST_SLOT_QUAD_CAPABLE
41 bool
42
York Sund297d392016-12-28 08:43:40 -0800[diff] [blame]43menu "Freescale DDR controllers"
44 depends on SYS_FSL_DDR
45
York Sunfe845072016-12-28 08:43:45 -0800[diff] [blame]46config SYS_NUM_DDR_CTLRS
York Sundcd28c02016-12-28 08:43:44 -0800[diff] [blame]47 int "Maximum DDR controllers"
48 default 3 if ARCH_LS2080A || \
49 ARCH_T4240
50 default 2 if ARCH_B4860 || \
51 ARCH_BSC9132 || \
York Sundcd28c02016-12-28 08:43:44 -0800[diff] [blame]52 ARCH_P4080 || \
York Sundcd28c02016-12-28 08:43:44 -0800[diff] [blame]53 ARCH_P5040 || \
Priyanka Jainef76b2e2018-10-29 09:17:09 +0000[diff] [blame]54 ARCH_LX2160A || \
Tom Rinia7ffa3d2021-05-23 10:58:05 -0400[diff] [blame]55 ARCH_LX2162A
York Sundcd28c02016-12-28 08:43:44 -0800[diff] [blame]56 default 1
57
Tom Rini56184602022-02-25 11:19:53 -0500[diff] [blame]58config CHIP_SELECTS_PER_CTRL
59 int "Number of chip selects per controller"
60 default 4
61
Tom Rini3210bdc2022-03-30 18:07:31 -0400[diff] [blame]62config DIMM_SLOTS_PER_CTLR
63 int "Number of DIMM slots per controller"
64 default 1
65
York Sund297d392016-12-28 08:43:40 -0800[diff] [blame]66config SYS_FSL_DDR_VER
67 int
68 default 50 if SYS_FSL_DDR_VER_50
69 default 47 if SYS_FSL_DDR_VER_47
70 default 46 if SYS_FSL_DDR_VER_46
71 default 44 if SYS_FSL_DDR_VER_44
72
73config SYS_FSL_DDR_VER_50
74 bool
75
76config SYS_FSL_DDR_VER_47
77 bool
78
79config SYS_FSL_DDR_VER_46
80 bool
81
82config SYS_FSL_DDR_VER_44
83 bool
84
85config SYS_FSL_DDRC_GEN1
86 bool
87 help
88 Enable Freescale DDR controller.
89
90config SYS_FSL_DDRC_GEN2
91 bool
92 depends on !MPC86xx
93 help
94 Enable Freescale DDR2 controller.
95
York Sund297d392016-12-28 08:43:40 -0800[diff] [blame]96config SYS_FSL_DDRC_GEN3
97 bool
98 depends on PPC
99 help
100 Enable Freescale DDR3 controller for PowerPC SoCs.
101
102config SYS_FSL_DDRC_ARM_GEN3
103 bool
104 depends on ARM
105 help
106 Enable Freescale DDR3 controller for ARM SoCs.
107
108config SYS_FSL_DDRC_GEN4
109 bool
110 help
111 Enable Freescale DDR4 controller.
112
113config SYS_FSL_HAS_DDR4
114 bool
115
116config SYS_FSL_HAS_DDR3
117 bool
118
119config SYS_FSL_HAS_DDR2
120 bool
121
122config SYS_FSL_HAS_DDR1
123 bool
124
125choice
126 prompt "DDR technology"
127 default SYS_FSL_DDR4 if SYS_FSL_HAS_DDR4
128 default SYS_FSL_DDR3 if SYS_FSL_HAS_DDR3
129 default SYS_FSL_DDR2 if SYS_FSL_HAS_DDR2
130 default SYS_FSL_DDR1 if SYS_FSL_HAS_DDR1
131
132config SYS_FSL_DDR4
133 bool "Freescale DDR4 controller"
134 depends on SYS_FSL_HAS_DDR4
Tom Rinife2cea62021-08-21 13:50:16 -0400[diff] [blame]135 imply DDR_SPD
York Sund297d392016-12-28 08:43:40 -0800[diff] [blame]136 select SYS_FSL_DDRC_GEN4
137
138config SYS_FSL_DDR3
139 bool "Freescale DDR3 controller"
140 depends on SYS_FSL_HAS_DDR3
Tom Rinife2cea62021-08-21 13:50:16 -0400[diff] [blame]141 imply DDR_SPD
York Sund297d392016-12-28 08:43:40 -0800[diff] [blame]142 select SYS_FSL_DDRC_GEN3 if PPC
143 select SYS_FSL_DDRC_ARM_GEN3 if ARM
144
145config SYS_FSL_DDR2
146 bool "Freescale DDR2 controller"
147 depends on SYS_FSL_HAS_DDR2
Tom Rinife2cea62021-08-21 13:50:16 -0400[diff] [blame]148 imply DDR_SPD
York Sund297d392016-12-28 08:43:40 -0800[diff] [blame]149 select SYS_FSL_DDRC_GEN2 if (!MPC86xx && !SYS_FSL_DDRC_GEN3)
York Sund297d392016-12-28 08:43:40 -0800[diff] [blame]150
151config SYS_FSL_DDR1
152 bool "Freescale DDR1 controller"
153 depends on SYS_FSL_HAS_DDR1
Tom Rinife2cea62021-08-21 13:50:16 -0400[diff] [blame]154 imply DDR_SPD
York Sund297d392016-12-28 08:43:40 -0800[diff] [blame]155 select SYS_FSL_DDRC_GEN1
156
157endchoice
158
159endmenu
York Sun1dc61ca2016-12-28 08:43:41 -0800[diff] [blame]160
Tom Rini468c2d52021-08-21 13:50:18 -0400[diff] [blame]161config FSL_DMA
162 def_bool y if DDR_ECC && MPC85xx && !ECC_INIT_VIA_DDRCONTROLLER
163
164config DDR_ECC
165 bool "ECC DDR memory support"
166
167config DDR_ECC_CMD
168 bool "Access the ECC features of the memory controller"
169 depends on DDR_ECC && MPC83xx
170 default y
171
172config ECC_INIT_VIA_DDRCONTROLLER
173 bool "DDR Memory controller initializes memory."
174 help
175 Use the DDR controller to auto initialize memory. If not enabled,
176 the DMA controller is responsible for doing this.
177
178endif
179
Tom Rinif7eed202021-11-13 18:10:40 -0500[diff] [blame]180menu "PowerPC / M68K initial memory controller definitions (FLASH, SDRAM, etc)"
181 depends on MCF52x2 || MPC8xx || MPC83xx || MPC85xx
182
183config SYS_BR0_PRELIM_BOOL
184 bool "Define Bank 0"
185
186config SYS_BR0_PRELIM
187 hex "Preliminary value for BR0"
188 depends on SYS_BR0_PRELIM_BOOL
189
190config SYS_OR0_PRELIM
191 hex "Preliminary value for OR0"
192 depends on SYS_BR0_PRELIM_BOOL
193
194config SYS_BR1_PRELIM_BOOL
195 bool "Define Bank 1"
196
197config SYS_BR1_PRELIM
198 hex "Preliminary value for BR1"
199 depends on SYS_BR1_PRELIM_BOOL
200
201config SYS_OR1_PRELIM
202 hex "Preliminary value for OR1"
203 depends on SYS_BR1_PRELIM_BOOL
204
205config SYS_BR2_PRELIM_BOOL
206 bool "Define Bank 2"
207
208config SYS_BR2_PRELIM
209 hex "Preliminary value for BR2"
210 depends on SYS_BR2_PRELIM_BOOL
211
212config SYS_OR2_PRELIM
213 hex "Preliminary value for OR2"
214 depends on SYS_BR2_PRELIM_BOOL
215
216config SYS_BR3_PRELIM_BOOL
217 bool "Define Bank 3"
218
219config SYS_BR3_PRELIM
220 hex "Preliminary value for BR3"
221 depends on SYS_BR3_PRELIM_BOOL
222
223config SYS_OR3_PRELIM
224 hex "Preliminary value for OR3"
225 depends on SYS_BR3_PRELIM_BOOL
226
227config SYS_BR4_PRELIM_BOOL
228 bool "Define Bank 4"
229
230config SYS_BR4_PRELIM
231 hex "Preliminary value for BR4"
232 depends on SYS_BR4_PRELIM_BOOL
233
234config SYS_OR4_PRELIM
235 hex "Preliminary value for OR4"
236 depends on SYS_BR4_PRELIM_BOOL
237
238config SYS_BR5_PRELIM_BOOL
239 bool "Define Bank 5"
240
241config SYS_BR5_PRELIM
242 hex "Preliminary value for BR5"
243 depends on SYS_BR5_PRELIM_BOOL
244
245config SYS_OR5_PRELIM
246 hex "Preliminary value for OR5"
247 depends on SYS_BR5_PRELIM_BOOL
248
249config SYS_BR6_PRELIM_BOOL
250 bool "Define Bank 6"
251
252config SYS_BR6_PRELIM
253 hex "Preliminary value for BR6"
254 depends on SYS_BR6_PRELIM_BOOL
255
256config SYS_OR6_PRELIM
257 hex "Preliminary value for OR6"
258 depends on SYS_BR6_PRELIM_BOOL
259
260config SYS_BR7_PRELIM_BOOL
261 bool "Define Bank 7"
262
263config SYS_BR7_PRELIM
264 hex "Preliminary value for BR7"
265 depends on SYS_BR7_PRELIM_BOOL
266
267config SYS_OR7_PRELIM
268 hex "Preliminary value for OR7"
269 depends on SYS_BR7_PRELIM_BOOL
270endmenu
271
Tom Rinif8f6b322022-05-21 14:44:28 -0400[diff] [blame]272if TARGET_P1010RDB_PA || TARGET_P1010RDB_PB || TARGET_P1020RDB_PC || \
273 TARGET_P1020RDB_PD || TARGET_P2020RDB
274
275config COMMON_INIT_DDR
276 bool "Do not have a TLB entry to cover common DDR init with serial presence detect (SPD)"
277
278config SPL_COMMON_INIT_DDR
279 bool "Do not have a TLB entry to cover common DDR init with SPD in SPL"
280
281config TPL_COMMON_INIT_DDR
282 bool "Do not have a TLB entry to cover common DDR init with SPD in TPL"
283
284endif
285
York Sun1dc61ca2016-12-28 08:43:41 -0800[diff] [blame]286config SYS_FSL_ERRATUM_A008378
287 bool
288
Joakim Tjernlund477602c2019-11-20 17:07:34 +0100[diff] [blame]289config SYS_FSL_ERRATUM_A008109
290 bool
291
York Sun1dc61ca2016-12-28 08:43:41 -0800[diff] [blame]292config SYS_FSL_ERRATUM_A008511
293 bool
294
295config SYS_FSL_ERRATUM_A009663
296 bool
297
298config SYS_FSL_ERRATUM_A009801
299 bool
300
301config SYS_FSL_ERRATUM_A009803
302 bool
303
304config SYS_FSL_ERRATUM_A009942
305 bool
306
307config SYS_FSL_ERRATUM_A010165
308 bool
York Sunbe735532016-12-28 08:43:43 -0800[diff] [blame]309
310config SYS_FSL_ERRATUM_NMG_DDR120
311 bool
312
313config SYS_FSL_ERRATUM_DDR_115
314 bool
315
316config SYS_FSL_ERRATUM_DDR111_DDR134
317 bool
318
319config SYS_FSL_ERRATUM_DDR_A003
320 bool
321
322config SYS_FSL_ERRATUM_DDR_A003474
323 bool